Re: [myhdl-list] hg rev 1105 : better support for mapping to case statements
Brought to you by:
jandecaluwe
From: Jan D. <ja...@ja...> - 2010-07-05 16:08:37
|
Christopher Felton wrote: > I apologize for the lack of information up front. I updated to the > latest tip to check out some of the changes. I ran into an issue. > > I believe it is related to the changes checked into revision 1105 > (better support for mapping to case statements). I reverted back to > 1104 and the issue didn't occur. > > The issue/error was an invalid casez statement (?). At least Icarus > determined it invalid "error: Unable to bind wire/reg/memory `False' in". > > The previous versions converted the code to if/else statements with no > errors. The failing code is part of the project posted > http://www.myhdl.org/doku.php/users:cfelton:projects:usbp . > > When I have a little more time I can try and sandbox the problem to > narrow the issue and/or provide an easy method to reproduce the problem. With the move to ast, I've run into all kinds of problems just to reproduce the old behavior to map if then else's to case. In additon, I have tried to make it more general so that the mappping also happens in other cases than only with enum's. So there may still be issues. If you find a bug, a small example that can become part of the test suite would be very welcome. Jan -- Jan Decaluwe - Resources bvba - http://www.jandecaluwe.com Python as a HDL: http://www.myhdl.org VHDL development, the modern way: http://www.sigasi.com Analog design automation: http://www.mephisto-da.com World-class digital design: http://www.easics.com |