Menu ▾ ▴

CPLD_Design Commit Log


Commit Date  
[r6] (HEAD) by josepva

Latest modifications - Mainly to create a cleaner CPLD design

 2018-04-01 19:53:57 Tree
[r5] by josepva

Altered to avoid infinite loop in the WS line in the case of address line or IORQ line flicker.

 2016-06-05 15:18:59 Tree
[r4] by josepva

FIXED:
- Changed the timing of the wait state so now it is working properly;
- Now wait state signal is driving the bus;

 2014-11-05 10:44:16 Tree
[r3] by josepva
2014-11-05 01:43:19 Tree
[r2] by josepva
2014-03-10 20:23:30 Tree
[r1] by josepva

Initial Import

 2013-11-02 15:03:19 Tree