From: SourceForge.net <no...@so...> - 2007-03-01 10:23:40
|
Bugs item #1671563, was opened at 2007-03-01 10:23 Message generated for change (Tracker Item Submitted) made by Item Submitter You can respond by visiting: https://sourceforge.net/tracker/?func=detail&atid=102435&aid=1671563&group_id=2435 Please note that this message will contain a full copy of the comment thread, including the initial issue submission, for this request, not just the latest update. Category: msys Group: None Status: Open Resolution: None Priority: 5 Private: No Submitted By: jdrasch (jdrasch) Assigned to: Earnie Boyd (earnie) Summary: Problem with make and sh when invoking sub-makes Initial Comment: I encounter a problem that is due to the fact that all expressions starting with a "/" are interpreted as path values by the shell. (launched by make) All path values are converted to windows style paths containing "\" afterwards. Example Makefile: test: @echo building $@ ;\ echo 1. OTHER_OBJ="$(OTHER_OBJ)" ;\ $(MAKE) --no-print-directory test2 test2: @echo building $@;\ echo 2. OTHER_OBJ="$(OTHER_OBJ)";\ $(MAKE) --no-print-directory test3 test3: @echo building $@;\ echo 3. OTHER_OBJ="$(OTHER_OBJ)" Output: c:/tmp/mktest> make OTHER_OBJ="c:/tmp/z.z" building test 1. OTHER_OBJ=c:/tmp/z.z building test2 2. OTHER_OBJ=c:/tmp/z.z building test3 3. OTHER_OBJ=c;c:tmpz.z If you then create a rule using the macro OTHER_OBJ make will fail. ---------------------------------------------------------------------- You can respond by visiting: https://sourceforge.net/tracker/?func=detail&atid=102435&aid=1671563&group_id=2435 |