- Cleaning up cortex m0 + m3 ports.
- Optimize context switching for m3 and up, which has a more capable ldmia/stmia.
Authored by: m0slevin 2016-01-30
Parent: [r308]
Child: [r310]