Fixing the generic cortex M0 port to use the correct Critical Section & interrupt enable/disable logic. Verified on SAMD20.
Authored by: m0slevin 2015-03-06
Parent: [r196]
Child: [r198]