Hi,
Connectivity line devices have different GPIO mappings.
Currently some definitions in the code are only for F103 series, for
example:
#define GPIO_USART1_TX GPIO9 /* PA9 */
#define GPIO_USART1_RX GPIO10 /* PA10 */
On STM32F107 GPIO_USART1_TX is PB6 and GPIO_USART1_RX is PB7.
I can prepare patch to support connectivity line, but before I start I
would like to know how we should address support for different devices
as seems that current code is written only with F103 on the mind.
Please comment...
Damjan
|