[Krobot-resources] [SCM] UNNAMED PROJECT branch, master, updated. 09d628ca3f2eea7918516539737a9f3e0fae073c

[Xavier L. <Sup...@us...>]

This is an automated email from the git hooks/post-receive script. It was
generated because a ref change was pushed to the repository containing
the project "UNNAMED PROJECT".

The branch, master has been updated
       via  09d628ca3f2eea7918516539737a9f3e0fae073c (commit)
      from  9eb0bf1daac3d4a94cf8c181825e4528c49ab713 (commit)

Those revisions listed above that are new to this repository have
not appeared on any other notification email; so we list those
revisions in full, below.

- Log -----------------------------------------------------------------
commit 09d628ca3f2eea7918516539737a9f3e0fae073c
Author: Xavier Lagorce <Xav...@cr...>
Date:   Sat Jan 16 00:11:26 2010 +0100

    Ajout d'un multiplexeur 4 entrées de 8 bits

-----------------------------------------------------------------------

Changes:
diff --git a/fpga/components/mux8_4.vhd b/fpga/components/mux8_4.vhd
new file mode 100644
index 0000000..3dad34d
--- /dev/null
+++ b/fpga/components/mux8_4.vhd
@@ -0,0 +1,41 @@
+----------------------------------------------------------------------------------
+-- Create Date: 15/01/2010
+-- Module Name: mux8_4
+-- Authors    : X. Lagorce
+-- Description: multiplexer 4 inputs of 8 bits to one output
+--
+-- Dependencies: /
+--
+-- Revision:
+-- Revision 0.1 : First implementation
+-- Additional Comments:
+--
+----------------------------------------------------------------------------------
+library IEEE;
+use IEEE.STD_LOGIC_1164.ALL;
+use IEEE.STD_LOGIC_ARITH.ALL;
+use IEEE.STD_LOGIC_UNSIGNED.ALL;
+
+entity mux8_4 is
+  Port ( c : in  STD_LOGIC_VECTOR (1 downto 0);
+         e0 : in  STD_LOGIC_VECTOR (7 downto 0);
+         e1 : in  STD_LOGIC_VECTOR (7 downto 0);
+         e2 : in  STD_LOGIC_VECTOR (7 downto 0);
+         e3 : in  STD_LOGIC_VECTOR (7 downto 0);
+         s : out  STD_LOGIC_VECTOR (7 downto 0));
+end mux8_4;
+
+architecture Behavioral of mux8_4 is
+begin
+  process(e0, e1, e2, e3, c)
+  begin
+    case c is
+      when "00" => s <= e0;
+      when "01" => s <= e1;
+      when "10" => s <= e2;
+      when "11" => s <= e3;
+    when others => s <= "00000000";     -- shouldn't happen
+    end case;
+  end process;
+end Behavioral;
+


hooks/post-receive
-- 
UNNAMED PROJECT