From: Packe <pa...@ya...> - 2013-10-03 18:38:58
|
Thanks! I'll check that out. BR /Pascal 1 okt 2013 kl. 21:23 skrev William Zwicky <wrz...@po...>: > There's some kind of "long description" field that appears when the user activates your plugin. I used it to document the two GUI modes of my plugin, you should be able to put your docs there. > > It's one of the fields you pass to the constructor for core.Device. You can see how I do it in synthdrivers/CasioCZ1000/CasioCZ1000Device. > > -Bill Zwicky > > > -Bill Zwicky > > > > On Tue, Oct 1, 2013 at 4:17 AM, Packe <pa...@ya...> wrote: > Thanks, > > So there is no generic way to document limitations? > > Are you referring to this patch interface: http://sourceforge.net/p/jsynthlib/patches/?source=navbar ? I have already uploaded two patches there but I don't think they have been merged yet. Who is in charge of that? > > BR > /Pascal > > 1 okt 2013 kl. 12:47 skrev frankster <jsy...@te...>: > > > Possibly you could pop up a dialogue box when the user selects that > > driver? that doesn't sound ideal though. Maybe you could put some info > > on a wiki page somewhere? > > > > As to uploading the code - you could make a patch then submit it via the > > sourceforge patch interface. > > > > > > On 01/10/13 10:46, Packe wrote: > >> Hi, > >> > >> I have now implemented jSynthlib Sysex support for both the Roland D50 > >> and also the E-MU Proteus/2. > >> > >> 1. There are some limitations to my implementation. How do I document > >> these for the end user? > >> 2. How do I upload the source code to Sourceforge? > >> > >> BR > >> /Pascal > >> ------------------------------------------------------------------------------ > >> October Webinars: Code for Performance > >> Free Intel webinars can help you accelerate application performance. > >> Explore tips for MPI, OpenMP, advanced profiling, and more. Get the > >> most from > >> the latest Intel processors and coprocessors. See abstracts and register > > >> http://pubads.g.doubleclick.net/gampad/clk?id=60134791&iu=/4140/ostg.clktrk > >> _______________________________________________ > >> Jsynthlib-devel mailing list > >> Jsy...@li... > >> https://lists.sourceforge.net/lists/listinfo/jsynthlib-devel > >> > > > > > > ------------------------------------------------------------------------------ > > October Webinars: Code for Performance > > Free Intel webinars can help you accelerate application performance. > > Explore tips for MPI, OpenMP, advanced profiling, and more. Get the most from > > the latest Intel processors and coprocessors. See abstracts and register > > > http://pubads.g.doubleclick.net/gampad/clk?id=60134791&iu=/4140/ostg.clktrk > > _______________________________________________ > > Jsynthlib-devel mailing list > > Jsy...@li... > > https://lists.sourceforge.net/lists/listinfo/jsynthlib-devel > > > ------------------------------------------------------------------------------ > October Webinars: Code for Performance > Free Intel webinars can help you accelerate application performance. > Explore tips for MPI, OpenMP, advanced profiling, and more. Get the most from > the latest Intel processors and coprocessors. See abstracts and register > > http://pubads.g.doubleclick.net/gampad/clk?id=60134791&iu=/4140/ostg.clktrk > _______________________________________________ > Jsynthlib-devel mailing list > Jsy...@li... > https://lists.sourceforge.net/lists/listinfo/jsynthlib-devel > |