[Iverilog-devel] ICuras and Verilator

[fuyong <fuy...@gm...>]

Hi,

Anyone has been using Icuras and Verilator together, with Icuras handling
the testbench and Verilator handle the design in pure synthesizable Verilog?

Thanx,
Yong