I noticed a handy feature in the Xilinx verilog parser, I can name ports in calls to functions just like in calls to modules:
assign trn1_output = trn1(
This has been really handy for generating the bitfields for PCI express in a manner that makes it much more difficult to make errors. Its a bummer that Icarus Verilog doesn't have support for this.
Log in to post a comment.