Standard Verilog allows attribute be in a verilog file. Syntax is (* attribute here *) .
However iverilog does not tolerate it.
Can someone please add it? Many thanks.
attached a small file of a memory model with one attribute line on line 23. By executing "iverilog try.v" will reproduce the error message.
Log in to post a comment.