A static timing analysis program written in C++. Cadence LEF/DEF definitions of circuit geometry and SDF definitions of circuit timing data of a synchronous circuit are compiled in order to generate timing constraints for non-zero skew circuit operation.

Project Activity

See All Activity >

Categories

Electronic Design Automation (EDA)

License

GNU General Public License version 2.0 (GPLv2)

Follow High Performance IC Timing

High Performance IC Timing Web Site

You Might Also Like
All-in-One Payroll and HR Platform Icon
All-in-One Payroll and HR Platform

For small and mid-sized businesses that need a comprehensive payroll and HR solution with personalized support

We design our technology to make workforce management easier. APS offers core HR, payroll, benefits administration, attendance, recruiting, employee onboarding, and more.
Learn More
Rate This Project
Login To Rate This Project

User Reviews

Be the first to post a review of High Performance IC Timing!

Additional Project Details

Operating Systems

Linux, BSD

Languages

English

Intended Audience

Science/Research

Programming Language

C++

Related Categories

C++ Electronic Design Automation (EDA) Software

Registered

2004-01-05
Report inappropriate content