Expanding the MIPS lw/sw 2-, 3-, and 4-instruction combinations (when loading/storing using the same base register) so that they are used also when emulating 64-bit CPUs such as the R4400. (Note: still lw/sw, i.e. 32-bit loads and stores, NOT ld/sd.) Also stretching it to 5-instruction-sequences.
