Adding a skeleton RISC-V CPU and RISC-V "virt" machine. Refactoring some parts of the new framework to deal better with variable length instructions during disassembly.
Authored by: gavare 2019-02-27
Parent: [r6156]
Child: [r6158]