GXemul Code2

The mechanism for detecting when to assert MIPS compare interrupts could sometimes stop delivering interrupts, if the count register was read. Fixed by keeping track of how many times the register is read and reverting it before doing the count/compare interrupt assert check. (Thanks to Jakub Jermar for noticing this bug using HelenOS.)