Menu

Code2 Commit Log


Commit Date  
[r57] by debug

Unbreak build; the UNITTESTS(className) case is special (used in GXemul.cc).

2008-03-31 21:46:27 Tree
[r56] by debug

Oops, MIPS PROM is of course at physical 0x1fc00000, not 0xffffffffbfc00000. :-)

2008-03-31 21:33:42 Tree
[r55] by debug

Updating Doxygen class comment for MainbusComponent: child components should be MemoryMappedComponents.

2008-03-31 05:12:58 Tree
[r54] by debug

Adding some TODOs about automated documentation generation.

2008-03-31 05:11:21 Tree
[r53] by debug

Minor updates to the Doxygen class comment for MemoryMappedComponent, and to the Source code documentation Main Page.

2008-03-30 22:18:49 Tree
[r52] by debug

Minor documentation fix.

2008-03-30 21:51:07 Tree
[r51] by debug

Adding a MemoryMappedComponent base class, which all memory-
mapped components should inherit. (The canonical example is
the RAMComponent class.)

The MainBusComponent can now forward reads and writes to
memory-mapped child components.

2008-03-30 20:42:03 Tree
[r50] by debug

Make parsing of hexadecimal values actually work. (It was never tested before, and was broken.)

2008-03-30 20:26:25 Tree
[r49] by debug

Adding ROM (actually RAM :-) to the testmips machine, at 0xffffffffbfc00000.

2008-03-30 20:24:29 Tree
[r48] by debug

Continuing on mainbus related things; moving the mips_cpu in the testmips machine so that it is placed on the mainbus.

2008-03-30 16:47:30 Tree
Older >