Menu ▾ ▴

Code2 Commit Log


Commit Date  
[r5690] by debug

Reimplementing the MIPS multu, mfhi, mflo, mthi, and mtlo instructions.

 2010-02-06 20:29:07 Tree
[r5689] by debug

Reimplementing the MIPS xor, addu, and subu instructions.

 2010-02-06 20:16:35 Tree
[r5688] by debug

Beginning on reimplementing MIPS (slow) loads/stores.

 2010-02-06 14:20:34 Tree
[r5687] by debug

Comment about OpenBSD/luna88k a.out.

 2010-02-06 13:25:32 Tree
[r5686] by debug

Fixing disassembly of tb0 and tb1, and implementing the rest of the bcnd conditions.

 2010-02-06 13:10:24 Tree
[r5685] by debug

Fix singlestep bug, and implement more bcnd conditions.

 2010-02-06 12:53:33 Tree
[r5684] by debug

Reimplementing the M88K jmp, tb0, and tb1 instructions. Fixing a bug in the MRU list in DyntransTranslationCache.

 2010-02-06 12:44:08 Tree
[r5683] by debug

Reimplementing the M88K stcr instruction.

 2010-02-06 12:12:08 Tree
[r5682] by debug

Reimplementing the M88K bb0 and bb1 non-delayslot instructions, including samepage variants.

 2010-02-06 11:39:10 Tree
[r5681] by debug

Reimplementing the M88K ext and extu instructions.

 2010-02-06 11:26:07 Tree
Older >