Menu

Code2 Commit Log


Commit Date  
[r4934] by debug

Implementing an instruction combination for the NetBSD/cats idle loop (making the host not use any cpu if NetBSD/cats inside the emulator is not using any cpu).

2007-06-14 04:53:46 Tree
[r4933] by debug

Increasing the nr of ARM VPH entries from 128 to 384.

2007-06-14 04:53:14 Tree
[r4932] by debug

*** empty log message ***

2007-06-14 03:57:25 Tree
[r4931] by debug

*** empty log message ***

2007-06-14 03:57:02 Tree
[r4930] by debug

Implementing the MIPS32 rev 2 ins instruction.

2007-06-13 02:08:03 Tree
[r4929] by debug

Changing back the default CPU for the Malta machine to a 5Kc (MIPS64 rev 1), because NetBSD/evbmips does not yet run on the rev 2 cpu.

2007-06-13 02:07:36 Tree
[r4928] by debug

Implementing some more MIPS32/64 revision 2 instructions: di, ei, ext, dext, dextm, and dextu.

2007-06-13 01:13:11 Tree
[r4927] by debug

Changing the default CPU for the Malta machine from a 5Kc (MIPS64 rev 1) to a 5KE (MIPS64 rev 2).

2007-06-13 01:12:39 Tree
[r4926] by debug

*** empty log message ***

2007-06-12 04:17:48 Tree
[r4925] by debug

20070612 FINALLY figured out why Debian/DECstation stopped working when
translation read-ahead was enabled: in src/memory_rw.c, the
call to invalidate_code_translation was made also if the
memory access was an instruction load (if the page was mapped
as writable); it shouldn't be called in that case.

2007-06-12 03:49:11 Tree
Older >