GXemul Code2

Status: Alpha

Brought to you by: gavare

Commit [r4443] Maximize Restore History

Temporarily hardcoding MIPS timer interrupt to 100 Hz. With "wait" support disabled, NetBSD/malta and Linux/malta run at correct speed. Also: Connecting dev_gt to the timer framework, so that NetBSD/cobalt runs at correct speed.

Authored by: debug 2006-09-23

Browse code at this revision

Parent: [r4442]

Child: [r4444]

changed	/gxemul-legacy/trunk/HISTORY
changed	/gxemul-legacy/trunk/RELEASE
changed	/gxemul-legacy/trunk/TODO
changed	/gxemul-legacy/trunk/src/cpus/cpu_dyntrans.c
changed	/gxemul-legacy/trunk/src/cpus/cpu_mips_coproc.c
changed	/gxemul-legacy/trunk/src/cpus/cpu_mips_instr.c
changed	/gxemul-legacy/trunk/src/devices/dev_gt.c
changed	/gxemul-legacy/trunk/src/devices/dev_mc146818.c
changed	/gxemul-legacy/trunk/src/include/gtreg.h
changed	/gxemul-legacy/trunk/src/machines/machine_evbmips.c

GXemul Code2

Commit [r4443] Maximize Restore History

/gxemul-legacy/trunk/HISTORY Diff Switch to side-by-side view

/gxemul-legacy/trunk/RELEASE Diff Switch to side-by-side view

/gxemul-legacy/trunk/TODO Diff Switch to side-by-side view

/gxemul-legacy/trunk/src/cpus/cpu_dyntrans.c Diff Switch to side-by-side view

/gxemul-legacy/trunk/src/cpus/cpu_mips_coproc.c Diff Switch to side-by-side view

/gxemul-legacy/trunk/src/cpus/cpu_mips_instr.c Diff Switch to side-by-side view

/gxemul-legacy/trunk/src/devices/dev_gt.c Diff Switch to side-by-side view

/gxemul-legacy/trunk/src/devices/dev_mc146818.c Diff Switch to side-by-side view

/gxemul-legacy/trunk/src/include/gtreg.h Diff Switch to side-by-side view

/gxemul-legacy/trunk/src/machines/machine_evbmips.c Diff Switch to side-by-side view