Read Me

========================================================

gsc - a SystemC to Verilog translator

========================================================

Author :

Samuel Shoji Fukujima Goto
samuel.goto@ic.unicamp.br


TODO list :

1) functions support ( done )
2) better casting support ( (sc_uint<18>) a )
3) better operators support ( specially concatenation ( a, b ) )
4) type size matching
5) i++ support
6) inout support


gsc restrictions


1) don't use ++ or -- operators

right :

counter = counter + 1;
if (counter)
	counter = 0;
counter = counter - 1;

wrong :

if (counter++)
	counter = 0;
counter--;