Gen CSRs

Control/Status Register (CSR) Generator for FPGA and ASIC

Brought to you by: estool

Add a Review

Downloads: 0 This Week

Last Update: 2019-04-25

Browse Code

Get an email when there's a new version of Gen CSRs

CSR generator takes an input XML description and generates Verilog CSR implementation on APB bus, documentation, C header files and test collaterals.

Features

Verilog, CSR, Generator, ASIC, FPGA

Project Activity

See All Activity >

Follow Gen CSRs

Gen CSRs Web Site

Other Useful Business Software

Custom VMs From 1 to 96 vCPUs With 99.95% Uptime

General-purpose, compute-optimized, or GPU/TPU-accelerated. Built to your exact specs.

Live migration and automatic failover keep workloads online through maintenance. One free e2-micro VM every month.

Start Free

Rate This Project

User Reviews

Be the first to post a review of Gen CSRs!

Additional Project Details

Registered

2019-04-25

Report inappropriate content

$300 Free Credits to Build on Google Cloud

New customers can spin up VMs, build with AI, and query data at no cost.

Put your $300 in credit toward real workloads, then keep building with free monthly usage for 20+ products. No commitment and no charge until you upgrade.

Start Free

Recommended Projects

High Accuracy Approx Adder for FPGAs
Approximate Adder for FPGA-based Image Processing Applications
crc-gen-verilog-vhdl
CRC Generator is a command-line application that generates Verilog or VHDL code for CRC of any data width between 1 and 1024 and polynomial width between 1 and 1024. The code is written in C for Win32, bus easily portable for other platforms
simon
The project provides a ready-to-use interface for the julius CSR engine for a handicapped child which is not able to use the keyboard well. It integrates into X11 and Windows. Find out how you can help: http://simon-listens.org/index.php?support
CGMiner
ASIC and FPGA miner in C for Bitcoin
Elphel reconfigurable cameras
Software and HDL code for Elphel reconfigurable network cameras