Gen CSRs

Control/Status Register (CSR) Generator for FPGA and ASIC

Brought to you by: estool

Add a Review

Downloads: 0 This Week

Last Update: 2019-04-25

Browse Code

Get an email when there's a new version of Gen CSRs

CSR generator takes an input XML description and generates Verilog CSR implementation on APB bus, documentation, C header files and test collaterals.

Features

Verilog, CSR, Generator, ASIC, FPGA

Project Activity

See All Activity >

Follow Gen CSRs

Gen CSRs Web Site

Other Useful Business Software

Build Agents and Models on One Platform

Everything you need to build production-ready agents and models. Access 200+ Google and third-party AI models and tools.

Gemini Enterprise Agent Platform is Google Cloud's comprehensive platform for developers to build, scale, govern, and optimize agents and models. Choose from Google's most advanced models and third-party models like Anthropic's Claude Model Family.

Try It Free

Rate This Project

User Reviews

Be the first to post a review of Gen CSRs!

Additional Project Details

Registered

2019-04-25

Report inappropriate content

Build Agents and Models on One Platform

Everything you need to build production-ready agents and models. Access 200+ Google and third-party AI models and tools.

Try It Free

Recommended Projects

Icestudio
Visual editor for open FPGA boards
crc-gen-verilog-vhdl
CRC Generator is a command-line application that generates Verilog or VHDL code for CRC of any data width between 1 and 1024 and polynomial width between 1 and 1024. The code is written in C for Win32, bus easily portable for other platforms
AWS EC2 FPGA
AWS EC2 FPGA hardware and software development Kit
vHDL Obfuscator GUI
vHDL Obfuscator is an small GUI to obfuscate and reformat HDL files
CGMiner
ASIC and FPGA miner in C for Bitcoin