I've never used the 18F8722 and don't know of anyone else who has, but the chip data file for it looks complete so it should be fine. The 18F4620 and 18F4550 are my favourites, 18F core in a 40 pin package that fits nicely onto a breadboard.
If you would like to refer to this comment somewhere else in this project, copy and paste the following link:
I always do soic's or tqfp so size is not an issue ever.
I did go ahead and get several along with a few xxx6722's so I will post back my findings. I assume they will work, just wanted to see if anyone had used them yet.
Will be nice to have addressing across pages/banks seemless.
Save alot of brain-cells.
If you would like to refer to this comment somewhere else in this project, copy and paste the following link:
The 18F6722 works great, have not tried the 18F8722 yet.
Very large programs over 15k-20k and hundreds of byte variables and words.
The only issues I have is the lean usart libaray I was using does not work anymore. I assume because this chip has 2 usarts and the bit/reg names have changed?
Not sure why it doesn't work as I looked in the .dat for my chip in gcb and it looks that usart_1 uses the same bit/reg names.
But not sure at all now, i did not change any of that code.
Still works fine on the 16F946.
Anyone got any ideas, mods to the lean usart lib for a 18F6722?
If you would like to refer to this comment somewhere else in this project, copy and paste the following link:
Anyone using one?
I am going to get a few and give'er a try.
Since it looks to not have the paging/banking issue for really large programs?
Can anyone confirm?
Thanks.
I've never used the 18F8722 and don't know of anyone else who has, but the chip data file for it looks complete so it should be fine. The 18F4620 and 18F4550 are my favourites, 18F core in a 40 pin package that fits nicely onto a breadboard.
Thanks Hugh.
I always do soic's or tqfp so size is not an issue ever.
I did go ahead and get several along with a few xxx6722's so I will post back my findings. I assume they will work, just wanted to see if anyone had used them yet.
Will be nice to have addressing across pages/banks seemless.
Save alot of brain-cells.
The 18F6722 works great, have not tried the 18F8722 yet.
Very large programs over 15k-20k and hundreds of byte variables and words.
The only issues I have is the lean usart libaray I was using does not work anymore. I assume because this chip has 2 usarts and the bit/reg names have changed?
Not sure why it doesn't work as I looked in the .dat for my chip in gcb and it looks that usart_1 uses the same bit/reg names.
But not sure at all now, i did not change any of that code.
Still works fine on the 16F946.
Anyone got any ideas, mods to the lean usart lib for a 18F6722?