Clang/LLVM support for Cortex M0
Market leading real time kernel for 40+ microcontroller architectures
Brought to you by:
gaurav-aws,
rtel
Hi,
I tried to compile the GCC port for the Cortex M0 (LPC11c14) with a the Clang/LLVM compiler under Crossworks.
In FreeRTOSV8.1.2\FreeRTOSV8.1.2\FreeRTOS\Source\portable\GCC\ARM_CM0\port.c
I got several times the error "instruction requires: arm-mode" on add and sub assembler instructions with immediates.
I was able to fix compatible with gcc and clang it by adding #ifdef clang
" adds r0, #16 \n" / Move to the high registers. /
" add r0, r0, #16 \n" / Move to the high registers. /
So i want to suggest this to be added to the portable library.
Please find the modified file attached.
Best regard
This does not look like a bug in existing code, as we don't provide any clang demos. Please open an identical ticket in the feature request tracker then I will close this bug report.
Now captured by a separate more generic 'ARM Clang' backlog item.