Hardware Description Language processor written in GForth. Currently only consisting of a basic Verilog parser and preprocessor. Next step is simulation, later transformation and synthesis.

Project Admins:

Get latest updates about Open Source Projects, Conferences and News.

Sign up for the SourceForge newsletter:

JavaScript is required for this form.

No, thanks