maybe im doing something wrong, but when i import a Ealge PCB vias holes are not shown despite having the option, "cut holes thorug all layers". Maybe that option is just not implementet would be nice expecial for plated mounting holtes it would be nice. Also something different why are the Name and Value Layers are not imported as every other layer? I cant find a way to turn them off etc for example i dont want the values to be printed on the board. And in thegeral the prostions of name and Values are randoly rotated
Thanks for that amazing tool!!
regards
If you would like to refer to this comment somewhere else in this project, copy and paste the following link:
Hi,
+ function "cut holes through all layers" should work- I will check it
+ you can blank names/values. Look for the "Layer settings" function in the toolbars
"And in thegeral the prostions of name and Values are randoly rotate"
Can you upload a file with one problematic component?
If you would like to refer to this comment somewhere else in this project, copy and paste the following link:
ok maybe my settings are wrong for the holes, when i try to change in the toolbar the option of cut holes... the program just seams to lock up and the RAM is slowly increasing. And it is not a huge borad. I found the program with the Values i selected the wrong file sorry for that.
is there a reason why the components are placed inside the Pad, the origin is underneath the copper top layer, should it not be above? https://www.dropbox.com/s/6bhe2lcgokwx9eo/good.PNG?dl=0
And also it does not detect tented vias i dont know how dificult that would be to read that info out of the DRC part of the PCB file
Thanks
If you would like to refer to this comment somewhere else in this project, copy and paste the following link:
Hi,
+ cut holes through all layers: Fixed
+ detecting tented vias: Added
"is there a reason why the components are placed inside the Pad, the origin is underneath the copper top layer, should it not be above?"
For me, this is acceptable, if you need more precision, just change the offset values for the model.
"the program just seams to lock up and the RAM is slowly increasing. And it is not a huge borad. "
Unfortunately this is normal behavior.
Thank you amazing work!
I dont have a problem with that, i have my models design that the origin sits on 0.
This makes things mutch easyer and i dont have to ajust things.
I would be nice if the models were placed on top of the Pad, so just adding the thickness of the copper layer i.e. the Pads. for 35µm it is fine but i also have often 105µm and there it becomes quite apparent.
i will try out your new version, thanks!
regards
If you would like to refer to this comment somewhere else in this project, copy and paste the following link:
one more question, is it intended that these rods are there?(i know there are for the generation of the holes) I can disable them but they are in layer 51 docu, would it not be better to have them in a differnt layer? https://www.dropbox.com/s/2fg4gkshnhkcpf3/Via.PNG?dl=0.
If you would like to refer to this comment somewhere else in this project, copy and paste the following link:
Hi,
you should not see them :) - they are not displayed or added to the graphic view. Normally they are generated for each layer. Are there any errors in Report view or Python Console (from FC)? I think that one of te components is causing an error. Without board it will be very difficult to detect source of the problem.
Hi,
there is no error in the console, though some testing i found the problem. it is caused by the foot print, it is a jumper with a connection in between. Unfortunaly eagle does not properly support that. Here are the test files https://www.dropbox.com/sh/roxjyunqbw7tbw0/AABD7DSw1bVss6xH6XeXIIPAa?dl=0
If you would like to refer to this comment somewhere else in this project, copy and paste the following link:
Hi,
thanks for the examples. I know what causes the problem and I can reproduce it. Unfortunately this is a bigger topic. I will add it to the to-do list.
The error is emitted when the radius of the arc is smaller than the width of the arc.
that's interesting which arcs are responsible for that just out of curiosity, i dont think i will find them easily in the File my self. No worry take you time this is not deal breaking. Thank you for your amazing work!
If you would like to refer to this comment somewhere else in this project, copy and paste the following link:
ah ok these, i thought it was the trace connecting them after removing it the cylinders also disappeared. But yes these arcs can be problem, these were from a other library and i only adjusted them.
If you would like to refer to this comment somewhere else in this project, copy and paste the following link:
maybe im doing something wrong, but when i import a Ealge PCB vias holes are not shown despite having the option, "cut holes thorug all layers". Maybe that option is just not implementet would be nice expecial for plated mounting holtes it would be nice. Also something different why are the Name and Value Layers are not imported as every other layer? I cant find a way to turn them off etc for example i dont want the values to be printed on the board. And in thegeral the prostions of name and Values are randoly rotated
Thanks for that amazing tool!!
regards
Hi,
+ function "cut holes through all layers" should work- I will check it
+ you can blank names/values. Look for the "Layer settings" function in the toolbars
"And in thegeral the prostions of name and Values are randoly rotate"
Can you upload a file with one problematic component?
Hi,
ok maybe my settings are wrong for the holes, when i try to change in the toolbar the option of cut holes... the program just seams to lock up and the RAM is slowly increasing. And it is not a huge borad. I found the program with the Values i selected the wrong file sorry for that.
is there a reason why the components are placed inside the Pad, the origin is underneath the copper top layer, should it not be above? https://www.dropbox.com/s/6bhe2lcgokwx9eo/good.PNG?dl=0
And also it does not detect tented vias i dont know how dificult that would be to read that info out of the DRC part of the PCB file
Thanks
Hi,
+ cut holes through all layers: Fixed
+ detecting tented vias: Added
"is there a reason why the components are placed inside the Pad, the origin is underneath the copper top layer, should it not be above?"
For me, this is acceptable, if you need more precision, just change the offset values for the model.
"the program just seams to lock up and the RAM is slowly increasing. And it is not a huge borad. "
Unfortunately this is normal behavior.
Download (update) version from github -> https://github.com/marmni/FreeCAD-PCB
HI,
Thank you amazing work!
I dont have a problem with that, i have my models design that the origin sits on 0.
This makes things mutch easyer and i dont have to ajust things.
I would be nice if the models were placed on top of the Pad, so just adding the thickness of the copper layer i.e. the Pads. for 35µm it is fine but i also have often 105µm and there it becomes quite apparent.
i will try out your new version, thanks!
regards
Hi,
one more question, is it intended that these rods are there?(i know there are for the generation of the holes) I can disable them but they are in layer 51 docu, would it not be better to have them in a differnt layer? https://www.dropbox.com/s/2fg4gkshnhkcpf3/Via.PNG?dl=0.
Hi,
you should not see them :) - they are not displayed or added to the graphic view. Normally they are generated for each layer. Are there any errors in Report view or Python Console (from FC)? I think that one of te components is causing an error. Without board it will be very difficult to detect source of the problem.
Hi,
there is no error in the console, though some testing i found the problem. it is caused by the foot print, it is a jumper with a connection in between. Unfortunaly eagle does not properly support that. Here are the test files https://www.dropbox.com/sh/roxjyunqbw7tbw0/AABD7DSw1bVss6xH6XeXIIPAa?dl=0
When i do it with a rect istead of a trace it does not produce the error.
https://www.dropbox.com/sh/5yumihxkwa4ka85/AACa6PGnLpCNjh8Ye0adUrsqa?dl=0
but i think the other one should be also somthing that should work
Thanks
Last edit: Igor Prakasof 2020-05-12
Hi,
thanks for the examples. I know what causes the problem and I can reproduce it. Unfortunately this is a bigger topic. I will add it to the to-do list.
The error is emitted when the radius of the arc is smaller than the width of the arc.
Temporarily problematic arcs will be skipped -> https://github.com/marmni/FreeCAD-PCB
Last edit: Mariusz 2020-05-12
that's interesting which arcs are responsible for that just out of curiosity, i dont think i will find them easily in the File my self. No worry take you time this is not deal breaking. Thank you for your amazing work!
Hi,
problematic arcs are marked on the picture.
ah ok these, i thought it was the trace connecting them after removing it the cylinders also disappeared. But yes these arcs can be problem, these were from a other library and i only adjusted them.