[Doxygen-users] VHDL automatic links

[<Gui...@in...>]

Hi,
I have been trying without success to generate automatic links for VHDL signals and processes. The documentation is clear about automatic link generation for classes, but I have not managed to do it in VHDL.
Many thanks.