ole posted a comment on discussion General Discussion

Hi, I'm investigating phoenix arcade graphics. In your readme.txt you wrote: "Background horizontal blanking start about one tile after foreground horizontal blanking. This allow to keep clean the top most foreground text line and for cpu to update this shadowed line with new data (MAME missed that point. So background graphix appears suddenly at top of the screen). There is also about one line less at bottom of the screen." I'm wondering what that means. Does it mean the background layer visible...

DarFPGA released /Software VHDL/naughty_boy_wip/Arcade-_NB_WIP_01.zip

DarFPGA released /Software VHDL/naughty_boy_wip/Arcade-_NB_WIP.zip

DarFPGA released /Software VHDL/naughty_boy_wip/vhdl_naughty_boy_wip_03.zip

DarFPGA released /Software VHDL/galaga/vhdl_test_mb88_52xx_de10_v2.zip

DarFPGA released /Software VHDL/naughty_boy_wip/vhdl_naughty_boy_wip_02.zip

DarFPGA released /Software VHDL/naughty_boy_wip/NaughtyBoy.zip

DarFPGA released /Software VHDL/naughty_boy_wip/vhdl_naughty_boy_wip_01.zip

DarFPGA released /Software VHDL/galaga/vhdl_test_mb88_52xx_de10_v1.zip

DarFPGA released /Software VHDL/galaga/vhdl_test_mb88_54xx_de10_v4.zip

DarFPGA released /Software VHDL/galaga/vhdl_test_mb88_52xx_de10.zip

DarFPGA released /Software VHDL/naughty_boy_wip/vhdl_naughty_boy_wip_00.zip

DarFPGA released /Software VHDL/galaga/vhdl_test_mb88_54xx_de10_v3_stp.zip

DarFPGA released /Software VHDL/galaga/vhdl_test_mb88_54xx_de10_v2.zip

DarFPGA released /Software VHDL/galaga/vhdl_test_mb88_54xx_de10.zip

DarFPGA released /Software VHDL/naughty_boy_wip/make_naughty_boy_proms.bat

DarFPGA released /Software VHDL/phoenix/vhdl_phoenix_DE10_lite.zip

DarFPGA released /Software VHDL/mystic_marathon/vhdl_mystic_marathon_rev_0_1_2022_04_03.zip

DarFPGA released /Software VHDL/joust2/vhdl_joust2_rev_0_1_2022_04_03.zip

DarFPGA released /Software VHDL/inferno/README

DarFPGA released /Software VHDL/inferno/README.txt

DarFPGA released /Software VHDL/mystic_marathon/README

DarFPGA released /Software VHDL/mystic_marathon/vhdl_mystic_marathon_rev_0_0_2022_03_19.zip

DarFPGA released /Software VHDL/joust2/README

DarFPGA released /Software VHDL/joust2/vhdl_joust2_rev_0_0_2022_03_19.zip

DarFPGA released /Software VHDL/inferno/README

DarFPGA released /Software VHDL/inferno/vhdl_inferno_rev_0_0_2022_03_19.zip

DarFPGA released /Software VHDL/turkey_shoot/README

DarFPGA released /Software VHDL/turkey_shoot/vhdl_turkey_shoot_rev_0_2_2022_03_19.zip

DarFPGA released /Software VHDL/turkey_shoot/vhdl_turkey_shoot_rev_0_1_2022_03_13.zip

DarFPGA released /Software VHDL/turkey_shoot/README.txt

DarFPGA released /Software VHDL/turkey_shoot/vhdl_turkey_shoot_rev_0_0_2022_03_05.zip

DarFPGA released /Software VHDL/turkey_shoot/README.txt

DarFPGA released /Software VHDL/turkey_shoot/vhdl_turkey_shoot_rev_0_0_2022_03_05.zip

DarFPGA released /Software VHDL/usb_rx_tx/screen_shots/signal_tap_2.png

DarFPGA released /Software VHDL/usb_rx_tx/screen_shots/signal_tap_1.png

DarFPGA released /Software VHDL/usb_rx_tx/screen_shots/nios2-terminal_display.png

DarFPGA released /Software VHDL/usb_rx_tx/signal_tap_1.png

DarFPGA released /Software VHDL/usb_rx_tx/nios2-terminal_display.png

DarFPGA released /Software VHDL/usb_rx_tx/signal_tap_2.png

DarFPGA released /Software VHDL/usb_rx_tx/README.md

DarFPGA released /Software VHDL/usb_rx_tx/vhdl_usb_rx_tx.zip

DarFPGA released /Software VHDL/tiny_usb_decoder_with_jtag_uart/vhdl_usb_jtag_uart.zip

DarFPGA released /Software VHDL/tiny_usb_decoder_with_jtag_uart/readme.txt

DarFPGA released /Software VHDL/tiny_usb_decoder_with_jtag_uart/readme.txt

DarFPGA released /Software VHDL/tiny_usb_decoder_with_jtag_uart/vhdl_test_usb_jtag_uart.zip

DarFPGA released /Software VHDL/pooyan/vhdl_pooyan_rev_0_2_2020_04_26.zip

DarFPGA released /Software VHDL/Popeye_for_MiSTer/Arcade-Popeye_MiSTer_20200301.zip

DarFPGA released /Software VHDL/sky_skipper/vhdl_sky_skipper_rev_01_2020_01_28.zip

DarFPGA released /Software VHDL/popeye/vhdl_popeye_rev_0_3_2020_01_27.zip

DarFPGA released /Software VHDL/popeye/vhdl_popeye_rev_0_3_2020_01_26.zip

DarFPGA released /Software VHDL/popeye/vhdl_popeye_rev_0_2_2020_01_25.zip

DarFPGA released /Software VHDL/sky_skipper/vhdl_sky_skipper_rev_00_2020_01_18.zip

DarFPGA released /Software VHDL/sky_skipper/README.txt

DarFPGA released /Software VHDL/sky_skipper/vhdl_sky_skipper_rev_00_2020_01_18.zip

DarFPGA released /Software VHDL/sky_skipper/vhdl_sky_skipper_wip_03.zip

DarFPGA released /Software VHDL/sky_skipper/vhdl_sky_skipper_wip_02.zip

DarFPGA released /Software VHDL/sky_skipper/vhdl_sky_skipper_wip_01.zip

DarFPGA released /Software VHDL/popeye/vhdl_popeye_rev_0_1_2020_01_01.zip

DarFPGA released /Software VHDL/popeye/README.txt

DarFPGA released /Software VHDL/popeye/vhdl_popeye_rev_0_0_2019_12_30.zip

DarFPGA released /Software VHDL/spy_hunter/README.txt

DarFPGA released /Software VHDL/spy_hunter/vhdl_spy_hunter_rev_0_0_14_12_2019.zip

DarFPGA released /Software VHDL/spy_hunter/vhdl_sdram_loader_de10_lite_spy_hunter.zip

DarFPGA released /Software VHDL/Timber/vhdl_timber_rev_0_1_2019_12_06.zip

DarFPGA released /Software VHDL/Timber/vhdl_sdram_loader_de10_lite_timber.zip

DarFPGA released /Software VHDL/discs_of_tron/vhdl_discs_of_tron_rev_0_3_2019_12_06.zip

DarFPGA released /Software VHDL/discs_of_tron/vhdl_discs_of_tron_rev_0_2_2019_12_02.zip

DarFPGA released /Software VHDL/discs_of_tron/vhdl_sdram_loader_de10_lite_discs_of_tron.zip

DarFPGA released /Software VHDL/zaxxon/README.txt

DarFPGA released /Software VHDL/zaxxon/vhdl_zaxxon_rev_0_0_2019_11_29.zip

DarFPGA released /Software VHDL/Timber/README.txt

DarFPGA released /Software VHDL/Timber/vhdl_timber_rev_0_0_2019_11_22.zip

DarFPGA released /Software VHDL/Solarfox/README.txt

DarFPGA released /Software VHDL/Solarfox/vhdl_solar_fox_rev_0_1_2019_11_22.zip

DarFPGA released /Software VHDL/Satans_hollow/vhdl_satans_hollow_rev_0_2_2019_11_22.zip

DarFPGA released /Software VHDL/tron/vhdl_tron_rev_0_3_2019_11_22.zip

DarFPGA released /Software VHDL/discs_of_tron/vhdl_discs_of_tron_rev_0_1_2019_11_22.zip

DarFPGA released /Software VHDL/Kick_kickman/vhdl_kick_rev_0_2_2019_11_22.zip

DarFPGA released /Software VHDL/Kick_kickman/vhdl_kick_rev_0_1_2019_11_21.zip

DarFPGA released /Software VHDL/discs_of_tron/README.txt

DarFPGA released /Software VHDL/discs_of_tron/vhdl_discs_of_tron_rev_0_0_2019_11_16.zip

DarFPGA released /Software VHDL/tron/README.txt

DarFPGA released /Software VHDL/tron/vhdl_tron_release_0_1_2019_11_13.zip

DarFPGA released /Software VHDL/tron/vhdl_satans_hollow_rev_0_1_2019_11_13.zip

DarFPGA released /Software VHDL/Satans_hollow/vhdl_satans_hollow_rev_0_1_2019_11_13.zip

DarFPGA released /Software VHDL/tron/vhdl_tron_beta_release_2019_11_10.zip

DarFPGA released /Software VHDL/Satans_hollow/vhdl_satans_hollow_rev_0_0_2019_11_09.zip

DarFPGA released /Software VHDL/Satans_hollow/README.txt

DarFPGA released /Software VHDL/Solarfox/vhdl_solar_fox_rev_0_0_2019_11_07_undocumented.zip

DarFPGA released /vhdl_solar_fox_rev_0_0_2019_11_07_undocumented.zip

DarFPGA released /Software VHDL/Kick_kickman/README.txt

DarFPGA released /Software VHDL/Kick_kickman/vhdl_kick_rev_0_0_2019_11_02.zip

DarFPGA released /Software VHDL/C64_c1530_c1541/vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15.zip

DarFPGA released /Software VHDL/C64_c1530_c1541/README.txt

DarFPGA released /Software VHDL/C64_c1530_c1541/vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_0_2019_05_09.zip

DarFPGA released /Software VHDL/C64_c1530_c1541/vhdl_c64_c1530_sd_read_only_de10_lite_rev_2_0_demo_2019_04_08.zip

DarFPGA released /Software VHDL/C64_and_1541_SD/vhdl_c64_c1541_sd_read_write_de10_lite_sdram_rev_1_2_2019_04_24.zip

DarFPGA released /Software VHDL/C64 and c1530 wav-tap loader/README.TXT

DarFPGA released /Software VHDL/C64 and c1530 wav-tap loader/vhdl_c64_c1530_sd_read_only_de10_lite_rev_2_0_demo_2019_04_08.zip