Signaling and abstract types

After a few weeks of downtime for me, it is time to start working on Controlix again. This time I need to discuss an attempt to properly virtualize an aspect of the VHDL language - the type system, variables and signals.

First of all, we need to discuss what NOT to do, and that IMHO is to use much if any of the ADA-holdover standard types provided by VHDL. What is needed is to use the fundamental standard types 'bit' and 'bit_vector' as the basis upon which to construct another type system.

Second, we need a "signals server" server control which can client-server-ly distribute locks around access to shared variables and signals. This should allow for just about any of the traditional IPC methods to be used between controls.