Giovanni Di Sirio
-
2021-12-05
- status: open --> closed-rejected
When ADC or CLK48 are set to use PLLSAI1 in fixed clocking mode the PLL is enabled even though it is set to be off later in the init process. This result is init hanging waiting for PLLSAI1 to become ready.