RE: [Bochs-developers] SMP support

SourceForge Headquarters 1320 Columbia Street Suite 310 San Diego, CA 92101 +1 (858) 422-6466

Bryce,

Took it 10Mill. No luck.
Do you think these errors have any relation to the situation:

00119649523e[APIC0] WARNING: Local APIC Processor Priority not
implemented, returning 0
00119695617i[APIC2] EOI written without any bit in ISR

(see snapshot and log below)

Snapshot:

ESR value after enabling vector: 00000000
mtrr: SMP support incomplete for this vendor
Calibrating delay loop... 19.96 BogoMIPS
CPU1: Intel Pentium Pro stepping 03
Booting processor 2/1 eip 2000
Initializing CPU#2
masked ExtINT on CPU#2
ESR value before enabling vector: 00000000
ESR value after enabling vector: 00000000
mtrr: SMP support incomplete for this vendor
Calibrating delay loop... 19.96 BogoMIPS
CPU2: Intel Pentium Pro stepping 03
Booting processor 3/3 eip 2000
Initializing CPU#3
masked ExtINT on CPU#3
ESR value before enabling vector: 00000000
ESR value after enabling vector: 00000000
mtrr: SMP support incomplete for this vendor
Calibrating delay loop... 19.96 BogoMIPS
CPU3: Intel Pentium Pro stepping 03
Total of 4 processors activated (79.76 BogoMIPS).
ENABLING IO-APIC IRQs
...changing IO-APIC physical APIC ID to 4 ... ok.
..TIMER: vector=0x31 pin1=0 pin2=-1

log:

00000000000i[MEM0 ] allocated memory at 00C60020. after alignment,
vector=00C61000
00000000000i[MEM0 ] 64.00MB
00000000000i[MEM0 ] rom at 0xf0000/65536
('bios/BIOS-bochs-4-processors')
00000000000i[MEM0 ] rom at 0xc0000/32769 ('bios/VGABIOS-elpin-2.40')
00000000000i[APIC?] local apic in  initializing
00000000000i[APIC?] local apic in  initializing
00000000000i[APIC0] 80686
00000000000i[CPU0 ] CPU[0] is an application processor. Halting until
IPI.
00000000000i[APIC?] local apic in  initializing
00000000000i[APIC?] local apic in  initializing
00000000000i[APIC1] 80686
00000000000i[CPU1 ] CPU[1] is an application processor. Halting until
IPI.
00000000000i[APIC?] local apic in  initializing
00000000000i[APIC?] local apic in  initializing
00000000000i[APIC2] 80686
00000000000i[CPU2 ] CPU[2] is the bootstrap processor
00000000000i[APIC?] local apic in  initializing
00000000000i[APIC?] local apic in  initializing
00000000000i[APIC3] 80686
00000000000i[CPU3 ] CPU[3] is an application processor. Halting until
IPI.
00000000000i[     ] Setting initial clock to: Sat Nov 23 22:28:23 2002
(time0=1038083303)
00000000000i[DMA  ] channel 4 used by cascade
00000000000i[DMA  ] channel 2 used by Floppy Drive
00000000000i[VGA  ] interval=300000
00000000000i[VGA  ] VBE Bochs Display Extension Enabled
00000000000i[     ] init_mem of 'harddrv' plugin device by virtual
method
00000000000i[     ] init_mem of 'keyboard' plugin device by virtual
method
00000000000i[     ] init_mem of 'serial' plugin device by virtual method
00000000000i[     ] init_mem of 'parallel' plugin device by virtual
method
00000000000i[     ] init_dev of 'harddrv' plugin device by virtual
method
00000000000i[HD   ] HD on ata0-0: '500M.sample'
00000000000i[HD   ] CD on ata0-1: 'D:'
00000000000i[CD   ] load cdrom with path=D:
00000000000i[CD   ] Using direct access for cdrom.
00000000000i[CD   ] Using direct access for CDROM
00000000000i[HD   ] Media present in CD-ROM drive
00000000000i[HD   ] translation on ata0-0 set to 'none'
00000000000i[HD   ] Boot device will be 'c'
00000000000i[HD   ] Floppy boot signature check is enabled
00000000000i[     ] init_dev of 'keyboard' plugin device by virtual
method
00000000000i[KBD  ] will paste characters every 1000 keyboard ticks
00000000000i[     ] init_dev of 'serial' plugin device by virtual method
00000000000i[SER  ] com1 at 0x3f8/8 irq 4
00000000000i[     ] init_dev of 'parallel' plugin device by virtual
method
00000000000i[PAR  ] parallel port 1 at 0x378
00000000000i[     ] reset of 'harddrv' plugin device by virtual method
00000000000i[     ] reset of 'keyboard' plugin device by virtual method
00000000000i[     ] reset of 'serial' plugin device by virtual method
00000000000i[     ] reset of 'parallel' plugin device by virtual method
00000003850i[BIOS ]  rombios.c,v 1.81 2002/11/22 14:40:09 cbothamy Exp $
00000015060i[KBD  ] reset-disable command received
00000156705i[HD   ] enabling LBA mode
00000162615i[BIOS ] ata0-0: PCHS=1015/16/63 translation=none
LCHS=1015/16/63
00000181550i[HD   ] enabling LBA mode
00012048904i[BIOS ] int13_harddisk: function 15, unmapped device for
DL=81
00012052904i[BIOS ] KBD: unsupported int 16h function 03
00012057564i[BIOS ] int13_harddisk: function 15, unmapped device for
DL=81
00012062158i[BIOS ] *** int 15h function AX=5300, BX=0000 not yet
supported!
00093735523i[CPU2 ] MOV_RdCd: read of CR4
. . .
00094286806i[CPU2 ] MOV_RdCd: read of CR4
00113535639i[APIC2] warning: write to read-only APIC register 0x30
00113559330i[APIC0] local apic in CPU apicid=00 initializing
00113659610i[APIC2] INIT with Level&Deassert: synchronize arbitration
IDs
00113660580i[APIC0] CPU apicid=00 started up at 0x0 by APIC
00113660605i[CPU0 ] MOV_RdCd: read of CR4
00113664121i[CPU0 ] MOV_RdCd: read of CR4
00113666406i[APIC0] CPU apicid=00 started up by APIC, but was not halted
at the time
00115634134i[APIC1] local apic in CPU apicid=01 initializing
00115734424i[APIC2] INIT with Level&Deassert: synchronize arbitration
IDs
00115735394i[APIC1] CPU apicid=01 started up at 0x0 by APIC
00115735419i[CPU1 ] MOV_RdCd: read of CR4
00115738935i[CPU1 ] MOV_RdCd: read of CR4
00115741215i[APIC1] CPU apicid=01 started up by APIC, but was not halted
at the time
00117634134i[APIC3] local apic in CPU apicid=03 initializing
00117734419i[APIC2] INIT with Level&Deassert: synchronize arbitration
IDs
00117735394i[APIC3] CPU apicid=03 started up at 0x0 by APIC
00117735414i[CPU3 ] MOV_RdCd: read of CR4
00117738930i[CPU3 ] MOV_RdCd: read of CR4
00117741215i[APIC3] CPU apicid=03 started up by APIC, but was not halted
at the time
00119645903i[IOAP ] IOAPIC: setting id to 0x4
00119647683i[APIC2] INIT with Level&Deassert: synchronize arbitration
IDs
00119649523e[APIC0] WARNING: Local APIC Processor Priority not
implemented, returning 0
. . .
00119649638e[APIC3] WARNING: Local APIC Processor Priority not
implemented, returning 0
00119695617i[APIC2] EOI written without any bit in ISR
. . .
00120295167i[APIC2] EOI written without any bit in ISR
00190230000i[KBD  ] internal keyboard buffer full, ignoring
scancode.(b8)
. . .
00269940000i[KBD  ] internal keyboard buffer full, ignoring
scancode.(8f)
00272990000p[WGUI ] >>PANIC<< POWER button turned off.
00272990000i[SYS  ] Last time is 1038083330

-----Original Message-----
From: Bryce Denney [mailto:br...@tl...] 
Sent: Saturday, November 23, 2002 22:23
To: Shai Fultheim
Cc: boc...@li...

Shai,

In the past at least, Linux's ability to boot SMP depended on the IPS
setting.  I suggest that you increase your IPS to 3 million if it's not
there already, and maybe higher.  We have to keep in mind that no Linux
kernel developer has ever tested an SMP kernel on a 3 MHz machine, so
there's a lot of potential for timing-related problems that don't appear
on real hardware.

It might be a more realistic simulation of a real machine if you set ips
to 800million, but that would make all user interaction incredibly slow.

-Bryce

On Sat, 23 Nov 2002, Shai Fultheim wrote:
> Still... not working...
> 
> Restarted it and let it run more than half an hour....
> 
> Tried adding and it stopped at:
> 
> ESR value after enabling vector: 00000000
> mtrr: SMP support incomplete for this vendor
> Calibrating delay loop... 3.99 BogoMIPS
> CPU1: Intel Pentium Pro stepping 03
> Booting processor 2/1 eip 2000
> Initializing CPU#2
> masked ExtINT on CPU#2
> ESR value before enabling vector: 00000000
> ESR value after enabling vector: 00000000
> mtrr: SMP support incomplete for this vendor
> Calibrating delay loop... 3.99 BogoMIPS
> CPU2: Intel Pentium Pro stepping 03
> Booting processor 3/3 eip 2000
> Initializing CPU#3
> masked ExtINT on CPU#3
> ESR value before enabling vector: 00000000
> ESR value after enabling vector: 00000000
> mtrr: SMP support incomplete for this vendor
> Calibrating delay loop... 3.99 BogoMIPS
> CPU3: Intel Pentium Pro stepping 03
> Total of 4 processors activated (15.85 BogoMIPS).
> ENABLING IO-APIC IRQs
> ...changing IO-APIC physical APIC ID to 4 ... ok.
> ..TIMER: vector=0x31 pin1=0 pin2=-1
> 
> 
> 
> -----Original Message-----
> From: boc...@li...
> [mailto:boc...@li...] On Behalf Of
Shai
> Fultheim
> Sent: Saturday, November 23, 2002 19:33
> To: 'Bryce Denney'
> Cc: boc...@li...
> 
> Ok.
> Did #define BX_MAX_TIMERS (15+BX_SMP_PROCESSORS*2)
> 
> It moved a little. I'm not sure whether it's working or not, since it
> stucked in the following screen for several minutes:
> 
> ESR value before enabling vector: 00000000
> ESR value after enabling vector: 00000000
> mtrr: SMP support incomplete for this vendor
> Calibrating delay loop... 3.99 BogoMIPS
> CPU3: Intel Pentium Pro stepping 03
> Total of 4 processors activated (15.85 BogoMIPS).
> ENABLING IO-APIC IRQs
> ...changing IO-APIC physical APIC ID to 4 ... ok.
> ..TIMER: vector=0x31 pin1=0 pin2=-1
> testing the IO APIC.......................
> 
> .................................... done.
> Using local APIC timer interrupts.
> calibrating APIC timer ...
> ..... CPU clock speed is 2.0000 MHz.
> ..... host bus clock speed is 1.9998 MHz.
> cpu: 0, clocks: 19998, slice: 3999
> CPU0<T0:19984,T1:15984,D:1,S:3999,C:19998>
> cpu: 3, clocks: 19998, slice: 3999
> cpu: 1, clocks: 19998, slice: 3999
> cpu: 2, clocks: 19998, slice: 3999
> CPU2<T0:19984,T1:7984,D:3,S:3999,C:19998>
> CPU3<T0:19984,T1:3984,D:4,S:3999,C:19998>
> CPU1<T0:19984,T1:11968,D:18,S:3999,C:19998>
> checking TSC synchronization across CPUs:
> 
> 
> I'm getting lots of (already turned this off, but it is still
stucked):
> 
> 00284210803i[APIC2] EOI written without any bit in ISR
> 00284230818i[APIC2] EOI written without any bit in ISR
> 00284250803i[APIC2] EOI written without any bit in ISR
> 00284270803i[APIC2] EOI written without any bit in ISR
> 00284290803i[APIC2] EOI written without any bit in ISR
> 
> Any ideas?
> 
> -----Original Message-----
> From: Bryce Denney [mailto:br...@tl...] 
> Sent: Saturday, November 23, 2002 18:57
> To: Shai Fultheim
> Cc: Bochs Developers
> 
> On Sat, 23 Nov 2002, Shai Fultheim wrote:
> > I have tried clean install from RH7.2 cds. I did minimal system with
> SMP
> > kernel. Installation went fine (and slow ;)  ), but it is not
booting.
> > 
> > Any help will be appreciated.
> > 
> > I'm getting the following on boot:
> >
>
========================================================================
> > Event type: PANIC
> > Device: [SYS  ]
> > Message: register_timer: too many registered timers.
> 
> You need to increase BX_MAX_TIMERS in pc_system.h.
> I have seen this error with SMP before, so a few weeks ago I changed
it
> to
> #define BX_MAX_TIMERS (15+BX_SMP_PROCESSORS)
> 
> But apparantly it is not high enough still.  Let us know how high you
> have
> to increase BX_MAX_TIMERS before it starts to work, and I'll change
the
> code.
> 
> > Event type: PANIC
> > Device: [CPU2 ]
> > Message: exception(): 3rd (13) exception with no resolution
> I'm hoping that fixing the first panic will solve the second.
> 
> Thanks,
> Bryce
> 
> 
> 
> 
> -------------------------------------------------------
> This sf.net email is sponsored by:ThinkGeek
> Welcome to geek heaven.
> http://thinkgeek.com/sf
> _______________________________________________
> bochs-developers mailing list
> boc...@li...
> https://lists.sourceforge.net/lists/listinfo/bochs-developers
> 
> 