A simple Embedded System Framework that allows rapid development of applications build for AVR family. System is based on a super-loop architecture with check and skip (no-wait) flag event driver system.
Supports:
UART, SysTick Timer, ADC, SPI, EEPROM, PWM.
Also supports: Xilinx FPGA configuration, FPGA SSI interface, smart card reader etc.
Tested partially (different modules in each case) on ATMega163/16/32/323/8.
Awards
CodeProject 2010, Third Prize, Hardware and Device Programming
Check the Wiki Page for more details.
Features
- 8-channel AVR controlled R/C Servo Control
- Smart Card Reader
License
Common Development and Distribution LicenseFollow AVRILOS
You Might Also Like
The Pipeliner CRM experience is so different from traditional CRM which is why we drive the highest adoption rates, lower Total Cost of Ownership, and rapid Return On Investment. Plus with fast onboarding and how easy it is to learn to use and/or administer the system, there is little to no business interruption when deploying.
Rate This Project
Login To Rate This Project
User Reviews
-
Thank you
-
Nice, thank you