Search Results for "g code simulator" - Page 2
Sort By:
Showing 48 open source projects for "g code simulator"
View related business solutions-
Stop Storing Third-Party Tokens in Your DatabaseRolling your own OAuth token storage can be a security liability. Token Vault securely stores access and refresh tokens from federated providers and handles exchange and renewal automatically. Connected accounts, refresh exchange, and privileged worker flows included.
-
MongoDB Atlas runs apps anywhereMongoDB Atlas gives you the freedom to build and run modern applications anywhere—across AWS, Azure, and Google Cloud. With global availability in over 115 regions, Atlas lets you deploy close to your users, meet compliance needs, and scale with confidence across any geography.
-
1
Simple 8-bit Assembler Simulator
Simple 8-bit Assembler Simulator with Angular.js
A simulator that provides a simplified assembler syntax (based on NASM) and is simulating an x86-like CPU. Press Help inside the simulator to see an overview of the supported instructions. Make sure you have Grunt installed to compile the asmsimulator.js script. Run grunt to build the project. The simulator is written in JavaScript with Angular and runs on every device with a web browser. -
2
G-CNC Sender
GCode sender for ramps and marlin firmware for CNC Milling Machine
GCode sender for ramps and marlin firmware for CNC Milling Machine 3D preview RS232 and RS232 over TCP drivers Full GComands control, disable, replace, pause. Full machine control Remap XYZ coordinates GComands description After install select Help->Check for updates.. -
3
Code Red Sim
A low-power ISA design and simulator for a 2010 IEEE competition
This is a student project designed to compete in the 2010 IEEE Computer Society Student Competition: http://www.computer.org/portal/web/competition/2010competition The Code Red architecture is designed for extremely lower power environments, like distributed sensor networks. Included is a design of that architecture, a Java-based simulator, an implementation (without vector instructions) designed as a Logisim circuit (http://ozark.hendrix.edu/~burch/logisim/), and more. The name "Code Red" comes from our team name, the Red Team. ... -
4
Open Source Linux driver for wireless network cards (DWL-[G]520+ PCI, DWL-[G]650+ CardBus, GL-2422MP mini-PCI, DWL-120+ USB etc.) which use the entirely undocumented Texas Instruments (TI) ACX100/ACX111 chips, for 2.4.x , 2.6.x to 3.x kernels. FreeBSD: see some other website (FIXME URL got clipped). !! BIG FAT NOTE: development (i.e., driver "releases") is happening in git source repository tree (as of 2011-09-04), thus you're expected to look there (see web site menu Code --> Git) !!
-
Stop Cyber Threats with VM-Series Next-Gen Firewall on AzureGain integrated visibility across all traffic in a single pass. Deploy Palo Alto Networks VM-Series to determine application identity and content while automating security policy updates via rich APIs.
-
5
GEMS IoT
IoT Device, Gateway, Server platform
Bi-directional Wireless Sensor Line Protocol(Bi-WSLP) is a sensor network communication protocol based on a line topology, which is common in outdoor monitoring cases for IoT(Internet of Things). Bi-WSLP runs fast and provides a response rapidly, yet it takes a small code size occupies small memory. Bi-WSLP can be easily ported to various hardware platforms because it is coded in C, which is the most popular programming language for embedded systems. In addition, Bi-WSLP allows transmission... -
6
LCD TFT 240 320 hx8347a SSD1289 sdcard
Lcd TFT 320*240 with touchscreen and SdCard
code=DEMO9S08AW60E&fr=g New release with Coldfire V1 Flexis MCF51AC256A (32bits) pins to pins compatible with 9s08aw60 -
7
iiitbaodv-gpu-aodv-IIIT Bangalore
AODV protocol for GPU
The project is implemented as part of the CS-110 operating system course at IIIT Bangalore 2013. Aodv protocol is implemented on GPU using CUDA 4.0. A significant gain in execution time is observed when compared to CPU. Thus a simulator which uses GPU can be built on similar lines of NS2 if all the protocols can be parallelized and implemented on GPU. Guide: Prof Shrisha Rao srao@iiitb.ac.in Prof Poonacha P G poonacha.pg@iiitb.ac.in Students: Abhilash C S abhilash.gowder@iiitb.org Abhishek Varshney abhishek.varshney@iiitb.org Dilip S dilip.s@iiitb.org Navik Yogesh Laljibhai navik.yogeshlaljibhai@iiitb.org Pradyot H Adavi pradyot.h.adavi@iiitb.org -
8
aodv protocol on gpu IIIT Bangalore
Aodv protocol on gpu
The project is implemented as part of the CS-110 operating system course at IIIT Bangalore 2013. Aodv protocol is implemented on GPU using CUDA 4.0. A significant gain in execution time is observed when compared to CPU. Thus a simulator which uses GPU can be built on similar lines of NS2 if all the protocols can be parallelized and implemented on GPU. Guide: Prof Shrisha Rao srao@iiitb.ac.in Prof Poonacha P G poonacha.pg@iiitb.ac.in Students: Abhilash C S abhilash.gowder@iiitb.org Abhishek Varshney abhishek.varshney@iiitb.org Dilip S dilip.s@iiitb.org Navik Yogesh Laljibhai navik.yogeshlaljibhai@iiitb.org Pradyot H Adavi pradyot.h.adavi@iiitb.org -
9
Positioning Algorithms
Positioning Algorithms for Mobile Ad Hoc Networks.
The DV-Hop, Amorphous, Centroid and APIT source code for NS2. Please reference this work as follows: A. Pineda-Briseño, R. Menchaca-Mendez, E. Chavez, G. Guzman, R. Menchaca-Mendez, R. Quintero, M. Torres, M. Moreno, and J. L. Diaz-De-Leon. "A Probabilistic Approach to Location Estimation in MANETs." Ad Hoc & Sensor Wireless Networks, vol. 28, no. 1-2, pp. 97-114, 2015. -
$300 Free Credits for Your Google Cloud ProjectsLaunch your next project with $300 in free Google Cloud credits—no strings attached. Test, build, and deploy without risk. Use your credits across the entire Google Cloud platform to find what works best for your needs. After your credits are used, continue with always-free tier services. Only pay when you're ready to scale. Sign up in minutes and start exploring.
-
10
NS3 QoE Monitor
QoE Monitor allows NS3 users to evaluate QoE in simulated environments
QoE Monitor is an open-source software module for Network Simulator 3 (NS-3), usable to perform Quality-of-Experience (QoE) evaluations of multimedia communications in simulative networks. More in detail, it is able to assess the user perceived quality of audio and/or video multimedia streams. Its design has been inspired by EvalVid (link to http://www.tkn.tu-berlin.de/menue/research/evalvid/). -
11
VPreproc
C++ Verilog macro preprocessor
.... * Optimise some code for better reading or performance. INSTALL GUIDE Make sure you have GNU Make, gcc-g++, and boost library installed. Use make to make the project. The execute is named "vpreproc" in current directory. Using vpreproc --help for usage information. Any question or request pls write to <wsong83@gmail.com> -
12
Development and support of OCFA have been discontinued. the code has moved to these github repositories: https://github.com/DNPA/OcfaLib https://github.com/DNPA/OcfaArch https://github.com/DNPA/OcfaJavaLib https://github.com/DNPA/OcfaModules https://github.com/DNPA/OcfaDoc If you are interested in contributing to ongoing work on the creation of a community maintained OCFA inspired computer forensic framework, please join the Mattock/MattockFS community page on G+: https://plus.google.com/communities/102487198908055860744
-
13
A modest extension to C, XMTC allows representing parallel (PRAM) algorithms as parallel programs, and run XMTC code using a compiler and cycle accurate simulator of the University of Maryland explicit multi-threaded (XMT) many-core architecture.
-
14
Main source code is moved at https://github.com/jpahullo/planetsim. We recommend authors of contributions sections to move your code to github. Since then, contributions remain here for your use at will. PlanetSim is an object oriented simulation framework for overlay networks and services. This framework presents a layered and modular architecture with well defined hotspots documented using classical design patterns.
-
15
WESP is a collection of subtle scripts and programs written in several languages (C, /bin/sh, (g)awk, ruby, icon) that breaths a new life into the WEB system for literate programming by Donald Knuth (and CWEB by Knuth/Sylvio Levy).
-
16
This project provides a tool-chain for compiling C code for the SPEAR2 processor. It comprises a C compiler (GCC), an assembler/linker, a macro assembler, a basic library and a simulator.
-
17
This is a simulation of an open CPU, called 67-80-85. It tries to implement a simple, efficient CPU. It includes the simulator, an assembler, a sample code for a boot loader (ROM), a microkernel prototype and tests. - "The 3-legged shinning steel horse
-
18
Relis-G is an automatic software installer for computational grids, based on shell scripts and the Globus Toolkit, with features of transparency of machine type and administration policy of servers.
-
19
SNNSraster is a utility for quick ANN analysis of raster GIS maps with the use of Stuttgart Neural Network Simulator trained network files. It was developed to read and write binary raster files. SNNSraster is a project of the Geography Laboratory of the University of Siena. The code was developed by Giancarlo Macchi Jánica between 2006 and 2007. SNNSraster's fundamental objective is to improve the ability to integrate the use of artificial neural networks in GIS environments.
-
20
A microprocessor simulator for unit testing assembly code in embedded systems. Written in pure Java, it works with JUnit on any platform Java supports. Micros include 6502, 6800, 8051, Z80, and others.
-
21
A Processor Simulator written in C++, for use by students and code developers for microprocessors. Will begin with Motorola 68HC11; then TI TMS370C.
-
22
Virtual machine/emulator; "holding pen" for self-replicating programs written in custom RISC assembly-like language, evolving via random point mutations and periodic fitness-based cullings. Inspired (like Avida) by Thomas Ray's alife simulator, Tierra
-
23
X-RT
X-RT: A portable multiprocessor real-time scheduling framework
This project contains the material discussed in my PhD dissertation, entitled "Hardware/Software Design of Dynamic Real-Time Schedulers for Embedded Multiprocessor Systems." The source code is available in the SVN repository: https://sourceforge.net/p/xrt/code/6/tree/trunk/ and consists in two folders: 1) /X-RT : A portable multiprocessor scheduling framework supporting scheduling periodic real-time tasks according to the G-EDF (Global Earliest Deadline First) scheduling platform. Current version supports major POSIX systems (Linux, QNX). 2) Hardware_GEDF_Scheduler: is a hardware implementation in VHDL (targeting FPGAs) of the G-EDF multiprocessor scheduling policy.
