OSI-Approved Open Source (37)
- GNU General Public License version 2.0 (22)
- GNU General Public License version 3.0 (6)
- Academic Free License (3)
- BSD License (3)
- GNU Library or Lesser General Public License version 2.0 (3)
- MIT License (2)
- Common Public License 1.0 (1)
- Fair License (1)
- GNU Library or Lesser General Public License version 3.0 (1)
- Creative Commons Attribution License (1)
- Other License (1)
- Public Domain (1)
- Windows (29)
- Mac (26)
- Android (19)
- Grouping and Descriptive Categories (17)
- BSD (9)
- Modern (8)
- Embedded Operating Systems (5)
- Other Operating Systems (4)
- Emulation and API Compatibility (2)
the goal of this project is to build a stack for Lonworks Protocol and device working on this protocol
Platform for advanced open source IP-Core development, i. e. dynamic memory controllers for FPGAs.
This project is to design a high speed vision system used in RoboCup.It involves integrating an FPGA onto the current robotic platform and implement software to do object recognition and provide useful informations to the rest of Robotic system.
A hardware project to interface a microcontroller (currently PIC family) to a LED driver consisting of a CPLD to drive an LED array with 35 LEDs... The source codes (c/vhdl) and schematics are going to be freely available
Open architecture GPU simulator and implementation
Ospu is a soft processor for FPGA.
Palette for computer architecture design
Ray Tracing micro-processor RTMP. Features: * Programmable pixel shaders. * SIMD 32-bit ALU. * Hardware support for Octree scene traversal. * Ray intersection cache. * Support for mutiple instances of RTMP working concurrently.
Robert 2 is a robot, but doesn't exist yet. This project intend to develop all the software to build it
Simple RISC microprocessor development project
X-RT: A portable multiprocessor real-time scheduling framework
Yet Another DLX based Architecture System On a Chip (YADASOC) is a RTL Verilog implenetation of a DLX based CPU and subsystems.
cMIPS - an FPGA ready VHDL model for 5-stage pipeline, MIPS32r2 core
Inane's not a NES emulator. It is a reimplementation of the original NES hardware in VHDL with the goal of making it fully synthesize in hardware.
Picode is the ultimate VHDL picode 16 to 32 bits controller. It is described in only one entity and is implementable in standard FPGAs. It has it own compiler. Picode is designed to take only one or two clock cycle duration per instruction.
SHELLEY Software HardwarE Light LanguagE Yep !