Embedded systems Software


  • More...

Category Category

License License

Translations Translations

Programming Language Programming Language

  • More...

Status Status

  • More...

Audience Audience

User Interface User Interface

Freshness Freshness

Embedded systems Software

  • Any Platform Anywhere: The Best Workflow Software Any Platform Anywhere: The Best Workflow Software Icon
    Any Platform Anywhere: The Best Workflow Software Icon

    Empower employees to improve their productivity with nocode process automation tools.

    Most people intuitively understand how workflows can streamline and speed up their business processes, integrate systems and route content to the right people. While every business has different needs, requirements and goals, workflow automation can help everyone. Whether you’re a company of 500 or 5,000, based in the cloud or on-premises, workflow automation can help maximize the efficiency of your business processes.
  • Multi-vendor storage monitoring simplified Multi-vendor storage monitoring simplified Icon
    Multi-vendor storage monitoring simplified Icon

    Monitor your multi-vendor storage to help ensure your applications get the performance & capacity they need with SolarWinds® Storage Resource Monitor.

    SolarWinds Storage Resource Monitor (SRM) gives you multi-vendor storage performance monitoring and alerting to help ensure peak storage performance. Automated capacity planning helps you predict storage shortages, reclaim space, and prevent application outages. SRM integrates with other Orion® Platform products to provide end-to-end visibility into the application stack, and lets you easily troubleshoot performance issues from application to storage.
  • OpenSOC86 Icon


    Open implementation of the x86 architecture

    OpenSOC86 is an open implementation of the x86 architecture in Verilog. The current version only implements the 16-bit part (real mode). The processor is a pipelined architecture clocked at 100 MHz in a Cyclone II speed grade -6. Therefore it can be seen as similar to a 486 in real mode. Several peripherals are also implemented in a somewhat minimalistic way, but enough to be able to boot an IBM PCXT compatible bios and MSDOS 6.22. The current implementation is only proven to boot the bios and DOS in simulation. The system is targeted to run on the DE2-70 board. In order to run the system in hardware a SDRAM and SRAM controller need to be added. These are currently in development.

    Downloads: 9 This Week Last Update: See Project
  • VIC of commodore 64 over FPGA Icon

    VIC of commodore 64 over FPGA

    Devellopement d'un controlleur d'affichage (VIC) du commodore 64 embarqué dans un FPGA avec controlleur d'animation integré.

    Downloads: 8 This Week Last Update: See Project
  • AVRILOS Icon


    Simple AVR OS

    An Embedded System simple Operating System Framework that allows rapid development of applications build for AVR family but can be ported to other architectures easily enough. System is Round-Robin Co-operative multitasking. Supports: UART, SysTick Timer, ADC, SPI, EEPROM, PWM. Also supports: Xilinx FPGA configuration, FPGA SSI interface, smart card reader etc. Tested partially (different modules in each case) on ATMega163/16/32/323/8. Additionally tools for converting FPGA bitstreams to C table are provided.

  • lpACLib

    An Open-Source Library for Low-Power Approximate Computing Modules

    The “lpACLib” library contains the VHDL description of accurate and approximate versions of several arithmetic modules (like adders and multiplier of different bit-widths) and accelerators. Moreover, it also provides the corresponding software behavioral models/implementations developed in C and MATLAB to enable quality characterization. Besides our novel designs, it also contains implementations for several state-of-the-art arithmetic modules and their approximate versions. This open-source library facilitates research and development in approximate computing at higher abstraction levels, and to facilitate reproducible research and comparisons. In case of usage, please refer to our publication: Muhammad Shafique, Rehan Hafiz, Semeen Rehman, Walaa El-Harouni, Jörg Henkel, "Cross-Layer Approximate Computing: From Logic to Architectures", Design Automation Conference (DAC), 2016. Contributors: Authors, Vanshika Baoni, M. Abdullah Hanif http://ces.itec.kit.edu/lpACLib.php

    Downloads: 1 This Week Last Update: See Project
  • Arcade Snake Game using verilog

    A arcade snake game purely written in verilog [ no asm or C ]

  • DigitalOcean - The Total Cloud Computing Platform DigitalOcean - The Total Cloud Computing Platform Icon
    DigitalOcean - The Total Cloud Computing Platform Icon

    Our platform was built with simplicity at the forefront, so developers can build and deploy with ease.

    DigitalOcean's predictable format removes infrastructure friction and allows developers more time to build software customers love. Easily deploy, manage, and scale applications of any size. DigitalOcean also provides the support you need with hundreds of in-depth tutorials and an active online community.
  • CMModelSim

    Cell Matrix Model Simulator

    Downloads: 0 This Week Last Update: See Project
  • FPGAmer

    FPGAmer is a framework to develop embedded games. Our development platform is the Xilinx University Program Virtex-II-Pro but not limited to that. FPGAmer includes custom hardware components plus a custom software framework and some sample games.

    Downloads: 0 This Week Last Update: See Project
  • GalaxyIP

    Galaxy Intellectual Property Cores

    GalaxyIP (Galaxy Intellectual Property Cores) is a project devoted to accommodate a set of IP-Cores for embedded SoC development, based on the processor code named Voyager (StarTrek and the space probes).

  • GraphUIS

    Este proyecto presenta GraphUIS, una implementación de un periférico de video en un FPGA como un diseño modular caracterizado por no tener memoria dedicada. Se desarrolló como un proyecto académico en la Universidad Industrial de Santander.

  • HDL-IP-Cores

    Platform for advanced open source IP-Core development, i. e. dynamic memory controllers for FPGAs.

    Downloads: 0 This Week Last Update: See Project
  • Monitor Your Most Critical Cloud & SaaS Applications Monitor Your Most Critical Cloud & SaaS Applications Icon
    Monitor Your Most Critical Cloud & SaaS Applications Icon

    Get insights into the performance of applications and services such as AWS, Salesforce, Office 365 and WebEx.

    With a view into both web and network health, you'll be able to pinpoint the cause of an outage instantly, whether it's within your network, a provider's network or the SaaS application. Save time, track SLAs and clear tickets faster.
    Are you involved with your company's network performance/operations team?
    Try It FREE!
  • MZ-800 Unicard

    Expansion card for 8 bit computer Sharp MZ-800. Connection to SD / MMC card with FAT16 filesystem. Emulated FD controller. MZF repository. This project is already stoped. Please see the MZ800 Unicard 2nd generation https://sourceforge.net/projects/mz800ukp1/

    Downloads: 0 This Week Last Update: See Project
  • MZ800 Unicard 2nd generation

    Sharp MZ800 univerzalni karta periferii 1 ----------------------------------------- Contains peripherals: emulator of FDC WD279x, RTC, single channel SIO, repository manager, LAN10Mbit Chips on the card: STM32F101, XC9356, ENC28J60, FT232RL, MAX3232

    Downloads: 0 This Week Last Update: See Project
  • OpenWi

    Design and implementation of silicon and software for baseband processors conforming to IEEE wireless standards. Initial focus on WiMAX and WiFi.

    Downloads: 0 This Week Last Update: See Project
  • Partially Reconfigurable Hardware

    Framework for Adaptive Hardware Concurrent Systems with DPR-FPGAs

    This project introduces new FPGA architectural tools and Linux OS modifications that aid in supporting Dynamic Partial Reconfiguration (DPR) on FPGAs for concurrent control. It shows that control systems benefit from hardware concurrency, meaning that by moving the control intelligence into hardware, the negative effects inherent to threads and their scheduler are minimized. This leaves software with the role of a high-level administrator rather than an executor, thereby eliminating unnecessary bottlenecks. The tools described in this project enable the hardware engineer to develop DPR-FPGA systems more effectively for rapid control system development. For more information, related papers and user guide, please refer to: - https://sourceforge.net/p/prhardware/wiki/Home/ - http://www2.ensc.sfu.ca/research/iDEA/personel/victor_lesau.htm

    Downloads: 0 This Week Last Update: See Project
  • VGA oscilloscope

    Oscilloscope using a VGA monitor and a cpld

    Downloads: 0 This Week Last Update: See Project
  • X-RT

    X-RT: A portable multiprocessor real-time scheduling framework

    This project contains the material discussed in my PhD dissertation, entitled "Hardware/Software Design of Dynamic Real-Time Schedulers for Embedded Multiprocessor Systems." The source code is available in the SVN repository: https://sourceforge.net/p/xrt/code/6/tree/trunk/ and consists in two folders: 1) /X-RT : A portable multiprocessor scheduling framework supporting scheduling periodic real-time tasks according to the G-EDF (Global Earliest Deadline First) scheduling platform. Current version supports major POSIX systems (Linux, QNX). 2) Hardware_GEDF_Scheduler: is a hardware implementation in VHDL (targeting FPGAs) of the G-EDF multiprocessor scheduling policy.

    Downloads: 0 This Week Last Update: See Project
  • cMIPS Icon


    cMIPS - an FPGA ready VHDL model for 5-stage pipeline, MIPS32r2 core

    This project was moved to https://gitlab.c3sl.ufpr.br/roberto/cmips The code here is no longer up to date. The VHDL model mimics the pipeline design described in Patterson & Hennessy's book (Computer Organisation and Design) and is an almost complete implementation of the MIPS32r2 instruction set. The TLB and assorted control registers will be included soon (as of fev 2015). The model was synthesized for an Altera EP4CE30F23. The model uses up 15% of combinational blocks and 5% logic registers.

    Downloads: 0 This Week Last Update: See Project
  • ixo.de USB JTAG pod

    The ixo.de USB JTAG pod and firmware allows to access JTAG-capable chips via USB and a protocol like Altera USB-Blaster.

    Downloads: 0 This Week Last Update: See Project
  • Previous
  • You're on page 1
  • Next

Get latest updates about Open Source Projects, Conferences and News.

No, Thank you