Search Results for "risc-v simulator"

...The compiler performs scheduling of atomic rules, elaborates parameterized modules, and enforces interface contracts, producing predictable RTL that integrates with existing EDA tools. A companion simulator enables fast functional execution and debugging before handing designs to traditional verification and synthesis stages. The ecosystem includes standard libraries, FIFOs, interfaces, and utilities that encourage reuse and clean separation of datapaths and control. By raising the abstraction for hardware architecture while preserving efficient output, BSC helps teams explore complex designs—such as RISC-V cores or accelerators—more productively.

RARS, the RISC-V Assembler, Simulator, and Runtime, will assemble and simulate the execution of RISC-V assembly language programs. Its primary goal is to be an effective development environment for people getting started with RISC-V.

QUASI is stand-alone AVR RISC processor simulator with debugging features, EDA-like GUI and plugin interface.

Virtual machine/emulator; "holding pen" for self-replicating programs written in custom RISC assembly-like language, evolving via random point mutations and periodic fitness-based cullings. Inspired (like Avida) by Thomas Ray's alife simulator, Tierra

An open source PowerPC CPU simulator and assembler, with associated documentation and tutorials, to facilitate the teaching of modern RISC assembly language programming. Written in java for portability.