RARS, the RISC-V Assembler, Simulator, and Runtime, will assemble and simulate the execution of RISC-V assembly language programs. Its primary goal is to be an effective development environment for people getting started with RISC-V.
An open source PowerPC CPU simulator and assembler, with associated documentation and tutorials, to facilitate the teaching of modern RISC assembly language programming. Written in java for portability.