SystemVerilog module to substitute Verilog PLA system tasks.
SystemVerilog module that models the following PLA system tasks of Verilog: $a/sync$and$array $a/sync$nand$array $a/sync$or$array $a/sync$nor$array $a/sync$and$plane $a/sync$nand$plane $a/sync$or$plane $a/sync$nor$plane.
The Expedient Trickle Sync project is an attempt to create an intelligent algorithm for synchronizing data between a database server and a portable, mobile, network-enabled device, with the goal of minimizing the overall cost of data synchronization.