Electronic Design Automation (EDA) Software

OS OS

    • More...
  • More...

Category Category

License License

Translations Translations

Programming Language Programming Language

  • More...

Status Status

Audience Audience

User Interface User Interface

Freshness Freshness

Electronic Design Automation (EDA) Software

  • Compare Cell Phone Plans at Wirefly Compare Cell Phone Plans at Wirefly Icon
    Compare Cell Phone Plans at Wirefly Icon

    You’re probably paying too much for cell phone service. Wirefly compares hundreds of plans to help you save.

    You’re probably paying too much for cell phone service. Wirefly compares hundreds of plans to help you save. Enter what you need (minutes, data, texts) into Wirefly’s innovative plan comparison tools and see your savings instantly.
  • License This HTML5 Speed Test for Your ISP or Network License This HTML5 Speed Test for Your ISP or Network Icon
    License This HTML5 Speed Test for Your ISP or Network Icon

    Are you an ISP or network administrator looking for a reliable, accurate, & affordable HTML5 speed test that works on all devices?

    The SourceForge Speed Test measures Latency/Ping, Jitter, Download Speed, Upload Speed, Buffer Bloat, and Packet Loss. Upon completion, you can view detailed reports about your connection. This HTML5 speed test does not require Flash or Java, and works on all devices including tablets and smartphones. Host on your own infrastructure or use ours. For licensing, inquire today.
  • Printed Circuit Board Layout Tool Icon

    Printed Circuit Board Layout Tool

    PCB is a tool for the layout of printed circuit boards. PCB can produce industry standard RS-274X and Excellon NC-Drill format output for submission to board manufacturers.

  • Electronic component analysis/synthesis

    Wcalc is a tool for the analysis and synthesis of electronic components. Some of the models include coupled microstrip lines, single layer air core solenoid inductors, etc. Wcalc can analyze the electrical parameters based on the physical dimensions a

  • XSCHEM Icon

    XSCHEM

    Schematic circuit editor for VLSI and Mixed mode circuit simulation.

    Xschem is a schematic capture program, it allows to create a hierarchical representation of circuits with a top down approach . By focusing on interconnections, hierarchy and properties a complex system (IC) can be described in terms of simpler building blocks. A VHDL, Verilog or Spice netlist can be generated from the drawn schematic, allowing the simulation of the circuit. Key feature of the program is its drawing engine written in C and using directly the Xlib drawing primitives; this gives top speed performance, even on very big circuits. I have succesfully managed to simulate complete VLSI projects with this tool, both digital (Verilog / VHDL) and analog (Spice). The user interface is built with the Tcl-Tk toolkit, tcl is also the extension language used to send commands to the program. Schematics can be printed in SVG, PNG, PDF, formats. XSCHEM runs on Linux or other Unix-likes with Xorg server and on Windows with the Cygwin layer and required tools installed.

    Downloads: 9 This Week Last Update: See Project
  • ManifestParse

    An Open Source Parser Library for parsing Verilog, System Verilog, EDIF and VHDL source files.

    Downloads: 0 This Week Last Update: See Project
  • Previous
  • You're on page 1
  • Next

Get latest updates about Open Source Projects, Conferences and News.

No, Thank you