Electronic Design Automation (EDA) Software

OS OS

  • More...

Category Category

License License

Translations Translations

  • More...

Programming Language Programming Language

  • More...

Status Status

Audience Audience

User Interface User Interface

Freshness Freshness

Electronic Design Automation (EDA) Software

  • WhatsUp® Gold - Ranked #1 For Network Monitoring WhatsUp® Gold - Ranked #1 For Network Monitoring Icon
    WhatsUp® Gold - Ranked #1 For Network Monitoring Icon

    Automatically discover anything connected to your network with the industry's best flexible licensing. Free trial of our award-winning software

    The industry’s best network monitoring software, WhatsUp® Gold includes: Hybrid Cloud Monitoring, Real-Time Performance Monitoring, Automatic and Manual Failover and Extended Visibility to Distributed Networks. Trusted by thousands of organizations worldwide. WhatsUp® Gold - More Visibility. Better Performance. Less Cost. Try it free for 30 days.
    1/2
    How many devices do you monitor on your company's network?
    2/2
    One last question before you visit our site:

    When do you plan to purchase a network performance monitoring solution?
  • KiCad library wizard Icon

    KiCad library wizard

    At the moment its simple command line tool to create nice looking schematic libraries in kicad. I hope that it would be usefull for someone. dont need to click anything just write/paste pin names and thats it.

  • yad2xx

    Yet Another JNI-D2XX Interface Project

    A Java Native Interface (JNI) library suitable for communicating with a range of USB interface chips from FTDI via the D2XX driver. It currently supports OS X 10.10+ and Windows 7/8 x64. On OS X, the 64 bit JVM is supported. On Windows, support is limited to the 64 bit JVM (Java 1.8 is now 64 bit). Version 1.0 (In progress) --------------------------------- - Java 8 - SPI support and sample (via MPSSE)

    Downloads: 7 This Week Last Update: See Project
  • CsvToFootprint

    Convert CSV to Kicad footprint.

    For electronics engineers, when using open source EDA tools, one of big challenge is component schematic symbols and footprints. If you are creating footprints for component with more than 100 pins, it becomes very time consuming and challenging to create error free footprints. Here is a simple program to create footprints for open source EDA kicad. The idea is to describe footprint in .csv format and convert .csv to kicad footprint format. At preset program supports Kicad only, but can be extented to support other formats.

    Downloads: 1 This Week Last Update: See Project
  • CAPLET Icon

    CAPLET

    GDS visualization and parallelized capacitance extraction

    Project CAPLET is a capacitance extraction toolkit that extract capacitance at field-solver accuracy. CAPLET can directly handle GDS2 layout files into capacitance matrices in both GUI and command line interfaces. The internal extraction algorithm is specialized for VLSI interconnect structures but not exclusively, as long as the structure is of Manhattan geometry and embedded in a uniform dielectric material.

    Downloads: 0 This Week Last Update: See Project
  • CoreTML framework Icon

    CoreTML framework

    CoreTML framework is an open-source template-based configuration system allowing the developer to create parametrized templates by inserting special content to any text files. Its main purpose is to serve as a toolkit for semiconductor IP core creation (based on VHDL/Verilog).

    Downloads: 0 This Week Last Update: See Project
  • TestDrive Profiling Master Icon

    TestDrive Profiling Master

    Make your own virtual FPGA system and profile deeply with CI.

    TestDrive Profiling Master is a free simulation software for Verilog/SystemVerilog and C/C++. It supports a CI (Continuous Integration) activity for H/W & S/W engineers' cooperation. Run by MS Windows environment, its use is governed by MIT License(Profiles) and LGPLv3(TestDrive Profiling Master). Based on the powerful compiler Verilator and GCC, TestDrive Profiling Master provides a totally free virtual FPGA system environment with various dynamic documents for profiling in deep on your system design. It performs a seamless conversion to a real FPGA environment without any changes of your testing software. I hope you will accomplish a successful design with TestDrive Profiling Master. Q&A : clonextop@gmail.com

    Downloads: 0 This Week Last Update: See Project
  • v3c-eagle-tile

    tile breakout boards on a printed circuit board

    Breakout boards _can_ be made by cutting off a piece of circuit board and going through the etching, drilling, solder-resist and printing process, but doing this for multiple boards quickly becomes tedious, especially if you've got to make more than a few. With v3c-eagle-tile, you can import several CadSoft Eagle .brd files and tile them onto whatever size pcb you have to hand, process them all at once and cut them apart when you're done.

    Downloads: 0 This Week Last Update: See Project
  • Previous
  • You're on page 1
  • Next

Get latest updates about Open Source Projects, Conferences and News.

No, Thank you