Electronic Design Automation (EDA) Software

OS OS

  • More...

Category Category

License License

Translations Translations

  • More...

Programming Language Programming Language

  • More...

Status Status

  • More...

Audience Audience

User Interface User Interface

Freshness Freshness

Electronic Design Automation (EDA) Software

  • Monitor your Cisco ASA like an expert Monitor your Cisco ASA like an expert Icon
    Monitor your Cisco ASA like an expert Icon

    See how Network Insight™ for Cisco® ASA, a feature of SolarWinds Network Performance Monitor and Network Configuration Manager, can help.

    Get visibility into the health and performance of your entire Cisco ASA environment in a single dashboard. View VPN tunnel status and monitor firewall high availability, health, and readiness. Automatically discover and filter within ACLs, show rule hit counts, and detect shadow and redundant rules. Automate the monitoring and management of your ASA infrastructure in a fully integrated solution. Try it free for 30 days!
  • Focus on your Business with an integrated Business Cloud Focus on your Business with an integrated Business Cloud Icon
    Focus on your Business with an integrated Business Cloud Icon

    Reliable & Secure Communications Systems

    • 90+ features: video, file management, cloud phones
    • 99.999% financially backed uptime SLA
    • Expert support, certified by J.D. Power 2 years in a row
  • ngspice Icon

    ngspice

    Ngspice project aims to improve the spice3f5 circuit simulator.

  • tkgate

    TkGate is a event driven digital circuit simulator with a tcl/tk-based graphical editor. TkGate supports a wide range of primitive circuit elements as well as user-defined modules for hierarchical design.

  • Edif to KiCad translator

    An Electronic Definition Interchange Format (EDIF) parser which allows exports from one EDA schematic capture system (such as OrCad) for import into another (such as KiCad)

  • XSCHEM Icon

    XSCHEM

    Schematic circuit editor for VLSI and Mixed mode circuit simulation.

    Xschem is a schematic capture program, it allows to create a hierarchical representation of circuits with a top down approach . By focusing on interconnections, hierarchy and properties a complex system (IC) can be described in terms of simpler building blocks. A VHDL, Verilog or Spice netlist can be generated from the drawn schematic, allowing the simulation of the circuit. Key feature of the program is its drawing engine written in C and using directly the Xlib drawing primitives; this gives top speed performance, even on very big circuits. I have succesfully managed to simulate complete VLSI projects with this tool, both digital (Verilog / VHDL) and analog (Spice). The user interface is built with the Tcl-Tk toolkit, tcl is also the extension language used to send commands to the program. Schematics can be printed in SVG, PNG, PDF, formats. XSCHEM runs on Linux or other Unix-likes with Xorg server and on Windows with the Cygwin layer and required tools installed.

    Downloads: 10 This Week Last Update: See Project
  • vpp - VHDL preprocessor

    A simple VHDL(VHSIC Hardware Description Language) preprocessor

    Downloads: 10 This Week Last Update: See Project
  • Pyramid - The Complete Self-Service Analytics Platform Pyramid - The Complete Self-Service Analytics Platform Icon
    Pyramid - The Complete Self-Service Analytics Platform Icon

    Easily combine data from multiple sources to build dashboards and reports with our scalable solution built for mid-size to enterprise companies.

    Pyramid combines analytic tools often found in separate applications. It features a graphically based ETL to model data and incorporate machine learning algorithms, intuitive data discovery tools that produce simple and advanced visualizations, a presentation builder for creating analytic applications and presentations, and an enterprise-grade report builder—all in a single, integrated platform that can be accessed from any browser or device.
  • ArchC Architecture Description Language

    ArchC is an open-source architecture description language based on SystemC. Its goal is to provide designers with a tool to evaluate new ideas in processor and ISA design, memory hierarchy, etc. and other aspects of computer architecture research.

    Downloads: 9 This Week Last Update: See Project
  • The PEP tool

    PEP is a modelling and verification framework for parallel systems, providing a large number of different modelling languages and verification techniques (e.g. SDL, Petri nets and model checking)

  • XCircuit

    A UNIX/X11 circuit drawing application with schematic capture. Features user-definable parts libraries and fully hierarchical SPICE netlist generation.

    Downloads: 7 This Week Last Update: See Project
  • SmGen

    Verilog Finite State Machine (FSM) Code Generator

    SmGen is a finite state machine (FSM) generator for Verilog. On the other hand, it is not an FSM entry tool. The input is behavioral Verilog with clock boundaries specifically set by the designer. SmGen unrolls this behavioral code and generates an FSM from it in synthesizable Verilog. Clock boundaries are explicitly provided by the designer so there is good control on the expected timing

    Downloads: 2 This Week Last Update: See Project
  • AvrGui

    AvrGui jest to program, który zajmuje się kompilacją i programowaniem kontrolerów. Wykorzystuje on kompilator avr-gcc. Zastosowanie biblioteki Qt umożliwia prace programu zarówno na systemach Linux, jak i windows.

    Downloads: 0 This Week Last Update: See Project
  • DigitalOcean - The Total Cloud Computing Platform DigitalOcean - The Total Cloud Computing Platform Icon
    DigitalOcean - The Total Cloud Computing Platform Icon

    Our platform was built with simplicity at the forefront, so developers can build and deploy with ease.

    DigitalOcean's predictable format removes infrastructure friction and allows developers more time to build software customers love. Easily deploy, manage, and scale applications of any size. DigitalOcean also provides the support you need with hundreds of in-depth tutorials and an active online community.
  • CapsimTMK

    Capsim(r) C Text Mode Kernel(TMK),DSP and communication blocks, topologies, libraries and tools for the development of high performance block diagram digital signal processing and communications systems,built in interpreter for scripting.SystemC support.

    Downloads: 0 This Week Last Update: See Project
  • Downloads: 0 This Week Last Update: See Project
  • Constant division routine generator

    "kdiv" is a generator of routines for optimized division by an integer constant based on the work presented in H.S. Warren's "Hacker's Delight". "kdiv" can be used to emit a generic assembly or C implementation of (signed/unsigned) division.

    Downloads: 0 This Week Last Update: See Project
  • Dinotrace

    Dinotrace is a Verilog/VHDL waveform viewer for logic design traces for Linux/Windows X11. It includes color highlighting and back annotation of trace values onto source code inside Emacs. Please see www.veripool.org/dinotrace for lastest tarballs.

    Downloads: 0 This Week Last Update: See Project
  • OpenSource Computer Aided Manufacturing

    Now you can translate your vectorial and bitmap design data to your CNC machines! OpenCAM provides an interface where you can configure your CNC equipment and then export the file followiing it's commands! You can export PS,PDF,AI,EPS,DXF,SVG and Bitmap

    Downloads: 0 This Week Last Update: See Project
  • Optimal FOC of Induction motors.

    Optimal Field Oriented Control of Induction Motors

    Downloads: 0 This Week Last Update: See Project
  • PKtool

    PKtool is a SystemC/C++ environment dedicated to the power estimation for digital systems described in SystemC.

    Downloads: 0 This Week Last Update: See Project
  • SystemC Logic Analyzer

    HW(VHDL) and SW of logic analyzer and On-Chip-Verification(OCV) for Value Change Dump(VCD) file format that exported to seemd SystemC ,ModelSIM, and many other EDA tools. Very easy and Simple.

    Downloads: 0 This Week Last Update: See Project
  • YAPI

    YAPI (Y-chart Application Programmers' Interface aka Yet Another Programmers' Interface) is a C++ library for writing (Kahn) Process Networks.

  • bldc

    BLDC ESC

    Brushless DC controller (ESC) Fully functional sensorless ESC. Uses BEMF detecton for rotor position sensing. Software trays to maintain maximum speed on currently available power(pwm duty). It works like ordinary DC motor. More load means, on same power, lower speed and higer current. Motor speed (current) PWM , direction etc. is adjustable via serial port commands. For example - press "k" button to add power, "j" button to reduce power and "t" button to reverse rotor direction etc. I have used neodymium magnets BLDC, CD drive BLDC and car generator as BLDC motor without any modification in software, hardware - it just works. Schematic is done using EAGLE PCB software Software is witten in spin langue. If You want to improve this project then put your thoughts into discussion section. Or if You have some burning information - drop me an email "htamme@ut.ee" enjoy,

    Downloads: 0 This Week Last Update: See Project
  • ldpc generator

    This is a code generator used to generate HDL codes for LDPC decoder.

    Downloads: 0 This Week Last Update: See Project
  • mprfgen

    "mprfgen" is a multi-port memory generator that can be used for VHDL designs. It can generate either generic or Xilinx-specific (through component instantiation) multi-port memories.

    Downloads: 0 This Week Last Update: See Project
  • zuphinx

    zuphinx (say zoo'finks) is an efficient VHDL design environment.

    Downloads: 0 This Week Last Update: See Project
  • Previous
  • You're on page 1
  • Next

Get latest updates about Open Source Projects, Conferences and News.

No, Thank you