OSI-Approved Open Source (524)
- Academic Free License (17)
- Adaptive Public License (1)
- Affero GNU Public License (2)
- Apache License V2.0 (12)
- Apache Software License (3)
- Artistic License (6)
- BSD License (44)
- Common Development and Distribution License (1)
- Eclipse Public License (9)
- Educational Community License, Version 2.0 (2)
- European Union Public License (2)
- Fair License (1)
- GNU General Public License version 2.0 (319)
- GNU General Public License version 3.0 (52)
- GNU Library or Lesser General Public License version 2.0 (65)
- Public Domain (25)
- Other License (10)
- Creative Commons Attribution License (4)
- Linux (490)
Grouping and Descriptive Categories (393)
- 32-bit MS Windows (95/98) (21)
- 32-bit MS Windows (NT/2000/XP) (84)
- 64-bit MS Windows (32)
- All 32-bit MS Windows (140)
- All BSD Platforms (19)
- All POSIX (125)
- Classic 8-bit Operating Systems (1)
- OS Independent (122)
- OS Portable (75)
- Project is OS Distribution-Specific (1)
- Project is an Operating System Distribution (1)
- Mac (352)
- Android (192)
- Modern (162)
- BSD (123)
- Emulation and API Compatibility (35)
- OS: Windows ×
Power format: CPF, UPF, xPF parsers, utilities and translators.
This project is a collection of tools that are useful for someone working in the computer engineering field. So far this program is able to do logic minimization using the Quine-McClusky Method, numeric base conversion, and some bit manipulations.
"kdiv" is a generator of routines for optimized division by an integer constant based on the work presented in H.S. Warren's "Hacker's Delight". "kdiv" can be used to emit a generic assembly or C implementation of (signed/unsigned) division.
CoreTML framework is an open-source template-based configuration system allowing the developer to create parametrized templates by inserting special content to any text files. Its main purpose is to serve as a toolkit for semiconductor IP core creation (based on VHDL/Verilog).
Matlab based Cost Modeling Tool for SoC Testing
Crushed bee Zigbee/Ethernet project: Goal become a software-hardware reference project for Zigbee/Ethernet SCADA system.
TCAD Device Simulator
DICaD is a free EDA software for VLSI circuits design.
Component based resource modeling and analysis tool for RT embedded systems
"DSO" is a Digital Signal Oscilloscope. My DSO will be connected via the USB to the PC. All software to operate the DSO is developed within this project.
The Danger Shield is an add-on board for an Arduino, an open source microcontroller board. It provides useful inputs and outputs in a simple, self-contained package.
The Decision Procedure Toolkit (DPT) is a system of cooperating decision procedures for answering satisfiability queries. The DPT implementation in OCaml comprises a DPLL-style SAT solver with theory-specific decision procedures.
The software is developed for calculations of hierarchy big circuits by methods of the tensor analysis of networks and diakoptic. It is planned also to application for joint calculation of circuits and the fields presented by electrical equivalent circuits. For input of circuits editor KiCAD is used.
Coil, transformer and filter design software with included FEM analysis.
Dinotrace is a Verilog/VHDL waveform viewer for logic design traces for Linux/Windows X11. It includes color highlighting and back annotation of trace values onto source code inside Emacs. Please see www.veripool.org/dinotrace for lastest tarballs.
this project is created for an implementation of internal display in the trains, it shows the atual location of the train, hour, and internal temperature of the train.
The goal of this project is to build a centralized domotic system. This project contents three parts: - An electronic part; - An embedded software part (PIC Microship controller); - A PC software part (Dotnet/Mono)
EDAEd is Java-Based applications to demonstrate aspects of EDA (Eletronic Design Automation). This tools aim to help students of this area to view in a pratical environment, basic tools for placement and routing and data structures envolved.
An EEChip is a chip whose software can evolve. It works like Conway\'s Game of Life, but with highly generic rules for each cell. This project simulates an EEChip in C, and the chips are tested, selected, and mutated in Ruby.
Libraries, documentation, examples & drivers for Eagle Technology South Africa's Data Acquisition products. These include ISA, PCI, PCI Express, USB, Serial & Ethernet. Supported languages will be C/C++, JAVA, Perl, Python.
jEzPCB - Easy PCB Design Software in Java : The main goal of this project is to provide PCB Designers and Electronic Engineers with powerful and easy-to-use development environment for the design of PCB Layout, Schematic, and re-usable PCB component libra
Electronics design automation (EDA) suite for design of electronic circuits and systems, simulation (through physical / semi-empirical methods) and PCB layout/fabrication tools. Includes a GUI interface, Unix-style command-line utilities and a C API.
Efficient Symbolic Tools package (EST) is a BDD based tool for the formal verification of concurrent systems. Its advantages are flexibility, portability and an efficient memory management. It runs under different OS, including Linux and Windows 2000/XP.