Electronic Design Automation (EDA) Software

OS OS

    • More...
  • More...
    • More...

Category Category

    • More...
    • More...

License License

    • More...

Translations Translations

  • More...

Programming Language Programming Language

  • More...

Status Status

  • More...

Audience Audience

    • More...

User Interface User Interface

  • More...

Database Environment Database Environment

Freshness Freshness

Electronic Design Automation (EDA) Software

  • The First VoIP Communications Cloud in the World The First VoIP Communications Cloud in the World Icon
    The First VoIP Communications Cloud in the World Icon

    The Smarter Business Phone Solution

    • Powerful Unified Communication Features
    • Fast, Easy, Free Setup & Install
    • Trusted by 47,000+ Companies in 100 Countries
  • Find out what (or who) is slowing down your network Find out what (or who) is slowing down your network Icon
    Find out what (or who) is slowing down your network Icon

    Get comprehensive network bandwidth analysis and performance monitoring with SolarWinds® Bandwidth Analyzer Pack.

    Network slow, but you don't know the cause? Use Bandwidth Analyzer Pack (BAP) to monitor and analyze network bandwidth performance and traffic patterns. With BAP, you can identify which users, applications, and protocols are consuming the most bandwidth. You can also monitor Wireless LAN Controller traffic to see what applications and clients are using your wireless network. Try it free for 30 days!
  • Sparse

    Sparse is a direct method solver for the large sparse matrices that are associated with electrical circuit simulation. It uses LU factorization and handles both real and complex square matrices.It is intended to solve many matrices with the same structure

    Downloads: 3 This Week Last Update: See Project
  • Spice+

    Spice+ is a general-purpose circuit simulation program, based directly on SPICE 3F.5 from the University of California (Berkeley). An improved version of Spice for DOS, Windows and Linux. http://spicep.sourceforge.net

    Downloads: 14 This Week Last Update: See Project
  • The KFilter Project

    KFilter is an application to design acoustic hifi loudspeakers in a theoretical way. It provides an interactive analysis of the equivalent analogue circuit design.

    Downloads: 1 This Week Last Update: See Project
  • JTLV - formal framework

    Currently, all existing formal tools are designed to serve as formal verifiers, using one implementation or another. JTLV is a new tool aimed to facilitate and provide a unified framework to the development of formal verification algorithms.

    Downloads: 0 This Week Last Update: See Project
  • lilpM32

    lilpM32 is a MIPS-like processor designed in Logisim, assembler program and documentation for them. Complete assembler and fully functional instruction set with I/O and subroutines features allow to write full-blown complicated programs.

    Downloads: 0 This Week Last Update: See Project
  • GPL'd Electronic Design Automation

    The gEDA project is working on producing a full GPL'd suite of Electronic Design Automation tools. These tools are used for electrical circuit design, schematic capture, simulation, prototyping, and production.

  • ECL Language and Compiler

    ECL is a system-level specification language for HW/SW designs and is based on Esterel and C. The ECL compiler parses ECL, writes Esterel and C, and uses the Esterel compiler to produce an implementation. Originally developed at Cadence Berkeley Labs.

    Downloads: 3 This Week Last Update: See Project
  • t_line_calculator

    A very fast, yet accurate Transmission Line Calculator, suitable for silicon (Si+SiO2) substrates. The results are within +- 1% (in most cases) of those calculated by popular 2.5D-3D full wave simulators, while being orders of magnitude (7-8) faster.

    Downloads: 0 This Week Last Update: See Project
  • Tarski

    Tarski: A toolkit for the Theory of Equality

    Downloads: 1 This Week Last Update: See Project
  • Icarus Verilog Test Suite

    Provides a GPL'd test suite for verification of the verilog language. This project is affiliated with the Icarus Verilog compiler effort at icarus.com, and test reports are collected from that project.

  • psim PIC simulator

    This is a very simple simulator for the Microchip PIC16C71. I've used it for various small projects. It has an option video display feature to simulate a software-generated video output, which I used to debug PIC-Pong.

    Downloads: 0 This Week Last Update: See Project
  • Ngspice Extensions

    Extensions to the circuit simulator Ngspice. One extension is the integration of the next generation build system SCons.

    Downloads: 0 This Week Last Update: See Project
  • MMTL Electromagnetic Simulator

    MMTL, the Multilayer Multiconductor Transmission Line 2-D and 2.5-D electromagnetic modeling tool suite, generates transmission parameters and SPICE models from descriptions of electronics interconnect dimensions and materials properties.

    Downloads: 22 This Week Last Update: See Project
  • DICaD

    DICaD is a free EDA software for VLSI circuits design.

    Downloads: 0 This Week Last Update: See Project
  • decida

    decida is [de]vice & [ci]rcuit [d]ata [a]nalysis. It is used for electron device characterization, procedural simulation/analysis of electronic circuits, or more general data analysis tasks.

    Downloads: 0 This Week Last Update: See Project
  • gpicd

    GPICD - The GNU PIC Programmer and In-Circuit Debugger. GPICD is an open-source Programmer and In-Circuit debugger for the Microchip (TM) PIC (TM) family of microcontrollers. It is an ideal complement for the gputils development tool set.

    Downloads: 0 This Week Last Update: See Project
  • easy to use spice interface

    An easy to use spice interface with GTK. This project allows to start and view the simultions with one or two click. It uses gschem for the schematics and ngspice as simulator.

  • ViPEC network analyser

    ViPEC is an network analyser for electrical networks. It takes a schematic description of an electrical network, and performs a simulation of the circuit response in the frequency domain. Output is in the form of port parameters (S, Y and Z).

    Downloads: 10 This Week Last Update: See Project
  • Verilator

    Verilator converts synthesizable Verilog HDL modules into SystemC modules. This enables users with Verilog code to have a publicly available co-simulation environment. For all information, see http://www.veripool.com/verilator.html.

    Downloads: 0 This Week Last Update: See Project
  • SystemC Logic Analyzer

    HW(VHDL) and SW of logic analyzer and On-Chip-Verification(OCV) for Value Change Dump(VCD) file format that exported to seemd SystemC ,ModelSIM, and many other EDA tools. Very easy and Simple.

    Downloads: 0 This Week Last Update: See Project
  • ASIP Synthesis

    The purpose of the project is to design a methodology for making Application Specific Instruction set Processors. The project is a part of the Embedded Systems project in IIT-Delhi

    Downloads: 0 This Week Last Update: See Project
  • Graphical AVR tools

    XAvrTools is an open source graphical frontend for development with Atmels AVR microcontrollers using the UISP download tool and the AVR-GCC C compiler for LINUX. It is written in C++ using KDevelop and the QT library. It will include a software wizard.

    Downloads: 0 This Week Last Update: See Project
  • Universal JTAG Flash Programmer

    PROJECT IS DISCUNTINUED This project is about to contain information how to write data like boot loader into various flash devices on diffrent CPUs trough JTAG interface

    Downloads: 0 This Week Last Update: See Project
  • tlogsim: The LOGic circuit SIMulator

    Extensible and easy to use logic circuit simulator.

    Downloads: 2 This Week Last Update: See Project
  • Open SystemC Initiative (OSCI)

    The Open SystemC Initiative (OSCI) is a collaborative effort to support and advance SystemC as a de facto standard for system-level design. SystemC is an interoperable, C++ SoC/IP modeling platform for fast system-level design and verification

    Downloads: 20 This Week Last Update: See Project

Get latest updates about Open Source Projects, Conferences and News.

No, Thank you