Electronic Design Automation (EDA) Software

OS OS

    • More...
  • More...

Category Category

    • More...

License License

Translations Translations

  • More...

Programming Language Programming Language

  • More...

Status Status

  • More...

Audience Audience

    • More...

User Interface User Interface

  • More...

Database Environment Database Environment

Freshness Freshness

Electronic Design Automation (EDA) Software

  • Find out what (or who) is slowing down your network Find out what (or who) is slowing down your network Icon
    Find out what (or who) is slowing down your network Icon

    Get comprehensive network bandwidth analysis and performance monitoring with SolarWinds® Bandwidth Analyzer Pack.

    Network slow, but you don't know the cause? Use Bandwidth Analyzer Pack (BAP) to monitor and analyze network bandwidth performance and traffic patterns. With BAP, you can identify which users, applications, and protocols are consuming the most bandwidth. You can also monitor Wireless LAN Controller traffic to see what applications and clients are using your wireless network. Try it free for 30 days!
  • Multi-vendor storage monitoring simplified Multi-vendor storage monitoring simplified Icon
    Multi-vendor storage monitoring simplified Icon

    Monitor your multi-vendor storage to help ensure your applications get the performance and capacity they need with SolarWinds® Storage Resource Monito

    SolarWinds Storage Resource Monitor (SRM) gives you multi-vendor storage performance monitoring and alerting to help ensure peak storage performance. Automated capacity planning helps you predict storage shortages, reclaim space, and prevent application outages. SRM integrates with other Orion® Platform products to provide end-to-end visibility into the application stack, and lets you easily troubleshoot performance issues from application to storage.
  • XOR Tree Generator Icon

    XOR Tree Generator

    Program for creating Verilog synthesizable XOR trees for high performance designs. Supports creation of Hamming Code (ECC) generators, checkers, and GF2 Multipliers.

  • decida

    decida is [de]vice & [ci]rcuit [d]ata [a]nalysis. It is used for electron device characterization, procedural simulation/analysis of electronic circuits, or more general data analysis tasks.

    Downloads: 0 This Week Last Update: See Project
  • freecircuits CMS

    free CMS for electronic websites

    Downloads: 0 This Week Last Update: See Project
  • m3explorer

    Multicube Explorer is a design space exploration tool for supporting platform-based design.

    Downloads: 0 This Week Last Update: See Project
  • my lectures

    Here are many materials related to my lectures. Electrical Network Analysis, DSP, Programming, Optical Fiber Systems.

    Downloads: 0 This Week Last Update: See Project
  • Monitor your Cisco ASA like an expert Monitor your Cisco ASA like an expert Icon
    Monitor your Cisco ASA like an expert Icon

    See how Network Insight™ for Cisco® ASA, a feature of SolarWinds Network Performance Monitor and Network Configuration Manager, can help.

    Get visibility into the health and performance of your entire Cisco ASA environment in a single dashboard. View VPN tunnel status and monitor firewall high availability, health, and readiness. Automatically discover and filter within ACLs, show rule hit counts, and detect shadow and redundant rules. Automate the monitoring and management of your ASA infrastructure in a fully integrated solution. Try it free for 30 days!
  • nimpsim

    An event based simulator of digital electronic circuits

    NimpSim is a hardware description language. The aim is to cover both high level and low level descriptions with a single language running on the JVM, The description language is Scala (NimpSim is just a library). It outputs vcd files.

    Downloads: 0 This Week Last Update: See Project
  • rifd

    Register Interface Description tool

    A tool to descibe sets of memory mapped registers and to generate different outputs, e.g. C header files, Verilog source code, HTML documets, from that description. This tool is written in Java and uses ANTLR for parsing and StringTemplates for output generation.

    Downloads: 0 This Week Last Update: See Project
  • sister

    Sister is high-level synthesizer for SoC design . It analyzes SystemC(based on C++ language) source code and creates Verilog HDL source code.

    Downloads: 0 This Week Last Update: See Project
  • vaster

    Vaster is a EDA tool. It creates SystemC Cycle Accurate model from VerilogHDL RTL Model.

    Downloads: 0 This Week Last Update: See Project

Get latest updates about Open Source Projects, Conferences and News.

No, Thank you