Electronic Design Automation (EDA) Software

OS OS

  • More...

Category Category

    • More...

License License

    • More...

Translations Translations

  • More...

Programming Language Programming Language

  • More...

Status Status

  • More...

Audience Audience

User Interface User Interface

  • More...

Database Environment Database Environment

Freshness Freshness

Electronic Design Automation (EDA) Software

  • Find out what (or who) is slowing down your network Icon
    Find out what (or who) is slowing down your network Icon

    Get comprehensive network bandwidth analysis and performance monitoring with SolarWinds® Bandwidth Analyzer Pack.

    Network slow, but you don't know the cause? Use Bandwidth Analyzer Pack (BAP) to monitor and analyze network bandwidth performance and traffic patterns. With BAP, you can identify which users, applications, and protocols are consuming the most bandwidth. You can also monitor Wireless LAN Controller traffic to see what applications and clients are using your wireless network. Try it free for 30 days!
  • ManageEngine Now Lets You Patch Computers From Cloud Icon
    ManageEngine Now Lets You Patch Computers From Cloud Icon

    ManageEngine Patch Manager Plus offers patching capabilities on cloud - Patch all OS updates and 550 third party apps on-demand and stay secure!

    Last year saw the hackers unleash their expertise in skills for a ransom - targeting those unpatched computers in data-critical institutions. Only if the computers were patched on time, billions of dollars could have been saved. ManageEngine’s Patch Manager Plus comes to your rescue, offering you an automated patching solution, now on cloud, for latest hotfixes of Windows updates and a wide range of third-party applications (over 550 of them).
    Automate patching with Patch Manager Plus, sit back & relax!
    Try FREE Trial
  • Icarus Verilog

    Icarus Verilog is an open source Verilog compiler that supports the IEEE-1364 Verilog HDL including IEEE1364-2005 plus extensions.

  • adms Icon

    adms

    ADMS is a code generator that converts electrical compact device models specified in high-level description language into ready-to-compile c code for the API of spice simulators. Repository migrated to: https://github.com/Qucs/ADMS For checkout do: git clone https://github.com/Qucs/ADMS.git

  • Free tools and cores for FPGAs

    Tools for FPGA development and IP cores. This project provides tools, cores and documentation to develope FPGA applications. The project focuses on VHDL.

  • Engineering tools on OSX

    A collection of useful software packages to perform engineering tasks, especially electrical engineering and chip design. All packages come as shrink-wrapped installers for Apple's Mac OS X.

    Downloads: 24 This Week Last Update: See Project
  • FSMDesigner Icon

    FSMDesigner

    FSMDesigner is a C++ based implementation for a Finite State Machine (FSM) design tool with integrated Hardware Description Language (HDL) generation. FSMDesigner4 uses the Simple-Moore FSM model guaranteeing efficient fast complex control circuits.

    Downloads: 5 This Week Last Update: See Project
  • DigitalOcean - The Total Cloud Computing Platform Icon
    DigitalOcean - The Total Cloud Computing Platform Icon

    Our platform was built with simplicity at the forefront, so developers can build and deploy with ease.

    DigitalOcean's predictable format removes infrastructure friction and allows developers more time to build software customers love. Easily deploy, manage, and scale applications of any size. DigitalOcean also provides the support you need with hundreds of in-depth tutorials and an active online community.
  • CoreTML framework Icon

    CoreTML framework

    CoreTML framework is an open-source template-based configuration system allowing the developer to create parametrized templates by inserting special content to any text files. Its main purpose is to serve as a toolkit for semiconductor IP core creation (based on VHDL/Verilog).

    Downloads: 1 This Week Last Update: See Project
  • Project 2306 IDE Rad MacOS MCU DeveR Icon

    Project 2306 IDE Rad MacOS MCU DeveR

    Electronic design and programming tools suite like Eagle, MpLab

    Currently Only MacOS is Present, PreAlpha means not Ready to use, Application is provided Without Strict Garantee, License not OSI. All others platform Windows, Linux, HaikuOS STILL under TEST, Dummy "Hello world" is provided instead Project2306 IDE : Application pour la programmation de Microcontroleurs et d' Application Electronique Project2306 IDE : for All whom want to Create and Develop on Embed Platform Software as Programming Tools suite and PCB Design Planned Features : Similar with mainstream market tools IDE and GUI Wrapper like : LabView©, Proteus©, MPLab©, Eagle CAD©, Tools Suite for Most Market Microcontroller. Tools suite for Arduino, Pinguino, Pic, AVR, ARM, Basic Stamp, Risc, other platform Fully Integrated IDE. Adobe PDF Help section SQL Connectivity Community Avail : https://www.facebook.com/Project-Core-2306-Nextgen-Eda-pcbradide-for-Mcumacoslinuxwindows-138250749681138/?fref=ts

    Downloads: 1 This Week Last Update: See Project
  • A UPF script 2 CPF script converter

    upf2cpf is a cool command line tool which will takes in a UPF(Unified Power Format) and will convert it to a CPF(Common Power Format).This tool is very useful for Chip Design Engineers, who want to feed the power related info about the RTL in UPF/CPF.

  • Labcoat: Cleanroom Apps for SuperWikia

    Labcoat; the VHDL graphic emulator.

    Labcoat for SuperWikia Alpha fabrication manages new or revised fabrication processes. Its 'Cleanroom' applets allow codesmiths to access the lab environment, used to create semiconductors, substrate prototypes, chipset instruction blocks and other Labcoat projects. Our extensions in future releases will include UML support for C#/C++ conforming projects, import/export architecture schematics and refactoring sub-projects.

    Downloads: 0 This Week Last Update: See Project
  • Orchestra, a SoC Generator

    The main target of this project is to create a Open Source System on Chip generator for FPGA. This generator will use following technologies: Python, Wishbone SoC bus specifications and VHDL.

    Downloads: 0 This Week Last Update: See Project
  • SolarWinds is #1 in Network Monitoring. Icon
    SolarWinds is #1 in Network Monitoring. Icon

    Reduce network outages and improve performance with advanced network monitoring software

    SolarWinds® Network Performance Monitor (NPM) is the ONLY monitoring solution with NetPath™ for hop-by-hop visibility into your critical paths, on-premises and into the cloud. NPM also features PerfStack™, helping you accelerate identification of root cause by dragging-and-dropping network performance metrics on a common timeline for immediate visual correlation across all of your network data. See why we're the leader. Try it free for 30 days!
  • SystemVerilog FrameWorks(TM)

    This is a collection of tools and a code library to assist engineers who are developing SystemVerilog based verification environments. Components include utility libraries, scoreboard and shutdown manager implementation, register tool, etc.

    Downloads: 0 This Week Last Update: See Project
  • TestDrive Profiling Master Icon

    TestDrive Profiling Master

    Make your own virtual FPGA system and profile deeply with CI.

    TestDrive Profiling Master is a free simulation software for Verilog/SystemVerilog and C/C++. It supports a CI (Continuous Integration) activity for H/W & S/W engineers' cooperation. Run by MS Windows environment, its use is governed by MIT License(Profiles) and LGPLv3(TestDrive Profiling Master). Based on the powerful compiler Verilator and GCC, TestDrive Profiling Master provides a totally free virtual FPGA system environment with various dynamic documents for profiling in deep on your system design. It performs a seamless conversion to a real FPGA environment without any changes of your testing software. I hope you will accomplish a successful design with TestDrive Profiling Master. Q&A : clonextop@gmail.com

    Downloads: 0 This Week Last Update: See Project
  • VMK

    Tool-independent Makefile generator for VHDL models.

    Downloads: 0 This Week Last Update: See Project
  • Vcomp Verilog Compiler

    vcomp is a verilog compiler for x86 linux targets - it was a commercial product which is now in the process of being GPL'd

    Downloads: 0 This Week Last Update: See Project
  • iverilog_ide

    Provides a simple way to interact with icarus verilog tool.

    Downloads: 0 This Week Last Update: See Project
  • vaster

    Vaster is a EDA tool. It creates SystemC Cycle Accurate model from VerilogHDL RTL Model.

    Downloads: 0 This Week Last Update: See Project
  • vcd2svg

    vcd2svg can parse Value Change Dump (VCD) files and draw an impulse diagram using Scalable Vector Graphics (SVG). It works together with the GHDL open-source simulator.

    Downloads: 0 This Week Last Update: See Project
  • Downloads: 0 This Week Last Update: See Project
  • Previous
  • You're on page 1
  • Next

Get latest updates about Open Source Projects, Conferences and News.

No, Thank you