Electronic Design Automation (EDA) Software

OS OS

  • More...

Category Category

License License

Translations Translations

Programming Language Programming Language

  • More...

Status Status

  • More...

Audience Audience

    • More...

User Interface User Interface

Database Environment Database Environment

Freshness Freshness

Electronic Design Automation (EDA) Software

  • The Sight of Sound The Sight of Sound Icon
    The Sight of Sound Icon

    ­ Improve VoIP Visibility from SIP to RTP

    Cloudbased voice solutions are common in enterprise networks and frustrating for operations teams to manage. Simplify VoIP monitoring by having a proactive analysis of on-prem, hybrid and UCaaS voice services. Try the ThousandEyes VoIP monitoring solution today, free.
  • The First VoIP Communications Cloud in the World The First VoIP Communications Cloud in the World Icon
    The First VoIP Communications Cloud in the World Icon

    The Smarter Business Phone Solution

    • Powerful Unified Communication Features
    • Fast, Easy, Free Setup & Install
    • Trusted by 47,000+ Companies in 100 Countries
  • Universal JTAG library, server and tools

    UrJTAG aims to create an enhanced, modern tool for communicating over JTAG with flash chips, CPUs, and many more. It is a descendant of the popular openwince JTAG tools with a lot of additional features and enhancements.

  • gputils

    gputils is a collection of tools for Microchip PIC microcontrollers. Its goal is to be fully compatible with Microchip's tools, MPASM, MPLINK, and MPLIB.

  • Free tools and cores for FPGAs

    Tools for FPGA development and IP cores. This project provides tools, cores and documentation to develope FPGA applications. The project focuses on VHDL.

  • PLP

    Powerfull pre-processor

    Powerful Verilog Preprocessor. PLP stands for Perl Pre-processor. Perl is used as "control language" that is embedded in the Verilog code (or any other code) to generate code on the fly. It is used commonly as a Verilog pre-processor but can be used with any target/output language (C, C++, Java, VHDL, plain text etc)

    Downloads: 3 This Week Last Update: See Project
  • unPIC.pl

    unPIC is a Perl script that disassembles Microchip microcontroller's HEX files. This is a powerful tool for all reverse engeneers that creates a well understandable assembly source from a binary file. Creates xrefs, labels, subroutines and much more...

    Downloads: 3 This Week Last Update: See Project
  • Gerber Circuit Board Tiler - RS274X

    GBTiler, a Gerber circuit board tiling program allows engineers, electronics hobbyists and other users with Gerber RS274X format files to "tile" or combine separate Gerber files -- circuit boards -- into a single, valid Gerber formatted file.

  • Eagle Technology Data Acquisition

    Libraries, documentation, examples & drivers for Eagle Technology South Africa's Data Acquisition products. These include ISA, PCI, PCI Express, USB, Serial & Ethernet. Supported languages will be C/C++, JAVA, Perl, Python.

    Downloads: 1 This Week Last Update: See Project
  • BoardStatus

    Boardstatus is a Web-CGI/Postgresql database to manage electronic prototypes, including butch lists, notes, and and parameters. Support for users with different authorizations is included.

    Downloads: 0 This Week Last Update: See Project
  • Bobware EDA tools

    Bobware tool suite is a set of small EDA tools which are useful in the design of integrated circuits. The suite contains a perl/tk script for region planning large ASICs (application specific integrated circuits.)

    Downloads: 0 This Week Last Update: See Project
  • CDL cycle language, compiler, simulator

    Language, compiler and simulator for CDL cycle description language Platforms: OSX, Linux, Cygwin CDL is a C-like language for hardware description; simulator generates C++ models and synthesizable verilog. Includes C++ cycle simulation engine.

    Downloads: 0 This Week Last Update: See Project
  • CDO Structuring

    Structuring & Modelling of Collaterized Debt Obligations (CDOs)

    Downloads: 0 This Week Last Update: See Project
  • Cadence 614 Installer Icon

    Cadence 614 Installer

    Cadence 614 installing scripts with source files

    this code include automation for installing Cadence614 with Calibre2011 all you need to do is to install Centos 6.5 32bit on your machine http://archive.kernel.org/centos-vault/6.5/isos/i386/CentOS-6.5-i386-LiveCD.iso and the scripts will do the rest

    Downloads: 0 This Week Last Update: See Project
  • CapsimTMK

    Capsim(r) C Text Mode Kernel(TMK),DSP and communication blocks, topologies, libraries and tools for the development of high performance block diagram digital signal processing and communications systems,built in interpreter for scripting.SystemC support.

    Downloads: 0 This Week Last Update: See Project
  • Carrion

    This is an ECAD toolkit for building programs and scripts to solve problems encounter in chip design.It currently addresses the layout, circuit and logic design areas.

    Downloads: 0 This Week Last Update: See Project
  • ChipVault

    ChipVault is a project organizer for VHDL and Verilog RTL hardware designs. It provides rapid hierarchy navigation and includes Revision Control and hooks to launching external tools. ChipVault is written in Perl and is small, fast and efficient.

    Downloads: 0 This Week Last Update: See Project
  • Extra Element Solver

    The purpose of this project is to create a framework for automatically computing , symbolically, low entry expressions for linear circuits using R.D. Middlebrook's Extra Element Theorem.

    Downloads: 0 This Week Last Update: See Project
  • Grid-Tools

    Grid-tools is a collection of scripts to aid in the submission of complex jobs to either Sun Grid Engine or LSF.

    Downloads: 0 This Week Last Update: See Project
  • Icarus Verilog Test Suite

    Provides a GPL'd test suite for verification of the verilog language. This project is affiliated with the Icarus Verilog compiler effort at icarus.com, and test reports are collected from that project.

  • Open Kite Project

    Project to develop an open toolkit (primarily) for the design of power kites.

    Downloads: 0 This Week Last Update: See Project
  • QMod: Queue-like model of OoO Processor

    QMod is a semi-analytic model of Out of Order processor performance. The project downloads include MathCAD worksheets, a cycle-based simulator in Java, and helper scripts. See home page for papers.

    Downloads: 0 This Week Last Update: See Project
  • Reaper ECAD libraries

    Libraries for building tools and scripts for ECAD. Contains physical, circuit and Verilog libraries bolted into the 'carrion' module.

    Downloads: 0 This Week Last Update: See Project
  • Rotary clock layout tools

    a set of free tools and software aimed at design automation. SPICE ( NG-spice )MAGIC XCIRCUIT Main aim - to automate the layout of clock distribution on a chip, using rotary clock oscilation.

    Downloads: 0 This Week Last Update: See Project
  • Skidbladnir

    toolbox with information and programs for Computer Aided Innovation The scientific background of Skidbladnir is known as the Theory of Inventive Problem Solving; in English abbreviated as TIPS or TRIZ, in German as TRIS.

    Downloads: 0 This Week Last Update: See Project
  • SmGen

    Verilog Finite State Machine (FSM) Code Generator

    SmGen is a finite state machine (FSM) generator for Verilog. On the other hand, it is not an FSM entry tool. The input is behavioral Verilog with clock boundaries specifically set by the designer. SmGen unrolls this behavioral code and generates an FSM from it in synthesizable Verilog. Clock boundaries are explicitly provided by the designer so there is good control on the expected timing

    Downloads: 0 This Week Last Update: See Project
  • Source Navigator for Verilog

    Source Navigator for Verilog is a verilog parser that allows Source Navigator to be used with the Verilog Hardware Description Language. http://sources.redhat.com/sourcenav

    Downloads: 0 This Week Last Update: See Project
  • Previous
  • You're on page 1
  • 2
  • Next

Get latest updates about Open Source Projects, Conferences and News.

No, Thank you