Electronic Design Automation (EDA) Software


    • More...
  • More...
    • More...

Category Category

    • More...
    • More...

License License

    • More...

Translations Translations

  • More...

Programming Language Programming Language

  • More...

Status Status

  • More...

Audience Audience

    • More...

User Interface User Interface

  • More...

Database Environment Database Environment

Freshness Freshness

Electronic Design Automation (EDA) Software

  • ManageEngine now lets you patch computers from cloud ManageEngine now lets you patch computers from cloud Icon
    ManageEngine now lets you patch computers from cloud Icon

    ManageEngine Patch Manager Plus offers patching capabilities on cloud - Patch all OS updates and 550 third party apps on-demand and stay secure!

    Last year saw the hackers unleash their expertise in skills for a ransom - targeting those unpatched computers in data-critical institutions. Only if the computers were patched on time, billions of dollars could have been saved. ManageEngine’s Patch Manager Plus comes to your rescue, offering you an automated patching solution, now on cloud, for latest hotfixes of Windows updates and a wide range of third-party applications (over 550 of them).
    Automate patching with Patch Manager Plus, sit back & relax!
    Patch On Cloud Now
  • DigitalOcean - The Total Cloud Computing Platform DigitalOcean - The Total Cloud Computing Platform Icon
    DigitalOcean - The Total Cloud Computing Platform Icon

    Our platform was built with simplicity at the forefront, so developers can build and deploy with ease.

    DigitalOcean's predictable format removes infrastructure friction and allows developers more time to build software customers love. Easily deploy, manage, and scale applications of any size. DigitalOcean also provides the support you need with hundreds of in-depth tutorials and an active online community.
  • KTechlab Icon


    KTechlab is an IDE for microcontrollers and electronics.

  • Icarus Verilog

    Icarus Verilog is an open source Verilog compiler that supports the IEEE-1364 Verilog HDL including IEEE1364-2005 plus extensions.

  • Qfsm Icon


    A graphical Finite State Machine (FSM) designer.

    A graphical tool for designing finite state machines and exporting them to Hardware Description Languages, such as VHDL, AHDL, Verilog, or Ragel/SMC files for C, C++, Objective-C, Java, Python, PHP, Perl, Lua code generation.

  • gpsim - The gnupic Simulator Icon

    gpsim - The gnupic Simulator

    gpsim is an open sourced simulator for Microchip's PIC microcontrollers. It supports all three families of PICs: 12-bit, 14-bit, and 16-bit cores. See also gputils http://gputils.sourceforge.net/

  • pcb2gcode

    The project development has been moved on GitHub https://github.com/pcb2gcode/pcb2gcode The GUI for pcb2gcode can be found here https://github.com/pcb2gcode/pcb2gcodeGUI pcb2gcode is a command-line tool for isolation, routing and drilling of PCBs that provides full support for both single- and double-sided boards. For more information, see http://sourceforge.net/apps/mediawiki/pcb2gcode/

  • Monitor Your Most Critical Cloud & SaaS Applications Monitor Your Most Critical Cloud & SaaS Applications Icon
    Monitor Your Most Critical Cloud & SaaS Applications Icon

    Get insights into the performance of applications and services such as AWS, Salesforce, Office 365 and WebEx.

    With a view into both web and network health, you'll be able to pinpoint the cause of an outage instantly, whether it's within your network, a provider's network or the SaaS application. Save time, track SLAs and clear tickets faster.
    Are you involved with your company's network performance/operations team?
    Try It FREE!
  • KontrollerLab

    The KontrollerLab is an IDE for developing software for Atmel(r) AVR(c) microcontrollers using the avr-gcc compiler, the uisp and the avrdude upload software.

  • buddy

    A Binary Decision Diagram library, with : many highly efficient vectorized BDD operations, dynamic variable reordering, automated garbage collection, a C++ interface with automatic reference counting, and much more.

  • QSapecNG Icon


    QSapecNG is a Qt-based symbolic analysis program for linear analog circuits. In fact, it consists of two indipendently parts: the SapecNG framework engine, and the application gui QSapecNG.

  • AUDio MEasurement System

    AUDio MEasurement System - multi-platfrom system for audio measurement through sound card in the PC. Incorporates Generator, Oscilloscope, FFT, Sweep frequency characteristic. Now it can be compiled and works under MSWindows and Linux.

  • NetlistViewer Icon


    SPICE netlist visualizer

    NetlistViewer is a tool capable of loading netlists in text format (currently only SPICE netlists) and convert them in a schematic (i..e graphical) form.

  • Get your Apps to customers 5x faster with RAD Studio. Get your Apps to customers 5x faster with RAD Studio. Icon
    Get your Apps to customers 5x faster with RAD Studio. Icon

    The easiest and most powerful cross platform development tool available on the market. Start a free trial today (no credit card needed).

    RAD StudioTM: Build cross-platform apps ridiculously FAST!
    • Delivering fast and powerful native applications for Windows, Linux, macOS, iOS, Android, cloud and IoT.
    • Rapidly design, build, and run applications optimized for native performance, from a single code base across all platforms.
    • Securely connect and embed any data, on any tier, in the Enterprise, or cloud.
  • The PEP tool

    PEP is a modelling and verification framework for parallel systems, providing a large number of different modelling languages and verification techniques (e.g. SDL, Petri nets and model checking)

  • Alliance CAD System

    Alliance CAD System is a free set of EDA tools and portable cell libraries for VLSI design. It covers the design flow from VHDL up to layout. It includes VHDL simulator, RTL synthesis, place and route, netlist extractor, DRC, layout editor.

  • MMTL Electromagnetic Simulator

    MMTL, the Multilayer Multiconductor Transmission Line 2-D and 2.5-D electromagnetic modeling tool suite, generates transmission parameters and SPICE models from descriptions of electronics interconnect dimensions and materials properties.

    Downloads: 24 This Week Last Update: See Project
  • FXTransformer Designer

    FXtransformer Designer is a graphical design aid for both power and RF transformers. RF Design: Broadband, Single-Tuned, Double-Tuned.

    Downloads: 23 This Week Last Update: See Project
  • Gerber to Gcode

    This project is for converting PCB RS274X gerber files to RS274NGC Gcode files. Currently this software is in the early development stages. Currently working to simplify the program and improve reliability.

    Downloads: 23 This Week Last Update: See Project
  • QConsole

    QConsole is a custom Qt widget implementing a standard console to be inherited to support a specific scripting language or shell, and then embedded in any Qt application. As example, a Tcl console (QtclConsole) is provided for use in EDA applications

    Downloads: 18 This Week Last Update: See Project
  • CDL cycle language, compiler, simulator

    Language, compiler and simulator for CDL cycle description language Platforms: OSX, Linux, Cygwin CDL is a C-like language for hardware description; simulator generates C++ models and synthesizable verilog. Includes C++ cycle simulation engine.

    Downloads: 15 This Week Last Update: See Project
  • Motorola HC08-series programmer

    Motorola HC08 (especially MC68HC908JB8) monitor-mode programmer project. Includes hardware part (RS-232 programmer design in Eagle) and software part (in C++ for KDE/Qt).

    Downloads: 14 This Week Last Update: See Project
  • Open SystemC Initiative (OSCI)

    The Open SystemC Initiative (OSCI) is a collaborative effort to support and advance SystemC as a de facto standard for system-level design. SystemC is an interoperable, C++ SoC/IP modeling platform for fast system-level design and verification

    Downloads: 12 This Week Last Update: See Project
  • PLP

    Powerfull pre-processor

    Powerful Verilog Preprocessor. PLP stands for Perl Pre-processor. Perl is used as "control language" that is embedded in the Verilog code (or any other code) to generate code on the fly. It is used commonly as a Verilog pre-processor but can be used with any target/output language (C, C++, Java, VHDL, plain text etc)

    Downloads: 11 This Week Last Update: See Project
  • AutoAmp - IITG

    This is a tool developed by 2nd yr CSE B.Techs at IIT Guwahati.We have designed a software in C++ language which,given some design specifications of an analog amplifier generates a netlist file in the current folder which can be opened in LTSpice.

    Downloads: 10 This Week Last Update: See Project
  • Superscalar Simulator

    Superscalar processor simulator for in-order and out-of-order processors. It also simulates several configurations of multiprocessors. Currently only supports the MIPS instructions set.

  • tlogsim: The LOGic circuit SIMulator

    Extensible and easy to use logic circuit simulator.

    Downloads: 8 This Week Last Update: See Project
  • sigrok Icon


    The sigrok project aims at creating a portable, cross-platform, Free/Libre/Open-Source signal analysis software suite that supports various device types, such as logic analyzers, MSOs, oscilloscopes, multimeters, LCR meters, sound level meters, thermometers, anemometers, light meters, dataloggers, function generators, power supplies, GPIB interfaces, and more.

  • ViPEC network analyser

    ViPEC is an network analyser for electrical networks. It takes a schematic description of an electrical network, and performs a simulation of the circuit response in the frequency domain. Output is in the form of port parameters (S, Y and Z).

    Downloads: 7 This Week Last Update: See Project
  • Previous
  • You're on page 1
  • 2
  • 3
  • 4
  • 5
  • Next

Get latest updates about Open Source Projects, Conferences and News.

No, Thank you