Electronic Design Automation (EDA) Software

OS OS

  • More...

Category Category

License License

Translations Translations

Programming Language Programming Language

  • More...

Status Status

Audience Audience

User Interface User Interface

  • More...

Electronic Design Automation (EDA) Software

  • 2018 Thomson Reuters Top 100 Global Tech Leaders 2018 Thomson Reuters Top 100 Global Tech Leaders Icon
    2018 Thomson Reuters Top 100 Global Tech Leaders Icon

    See how tech-sector leadership is being redefined in today’s complex business environment.

    21st century technology-sector leadership requires not only optimal financial performance but also attention to many other factors, including management and investor confidence, risk and resilience, legal compliance, innovation, environmental impact, social responsibility, and reputation. Successfully managing these areas may determine which tech companies have the fortitude to succeed in the future. Here’s to those that made the list.
    Who are today’s top global tech leaders?
    Read the report
  • Communicate & Connect with Ring Central's VoIP Solution Communicate & Connect with Ring Central's VoIP Solution Icon
    Communicate & Connect with Ring Central's VoIP Solution Icon

    Cloud Powered Business Phone System

    • Unrivaled value & reliability in one solution
    • Unlimited Calls/SMS/Conferencing/Fax
    • Trusted by 350,000+ Businesses
  • SUGAR

    Much like SPICE does for circuit designers, SUGAR provides for MEMS designers a tool for quickly specifying their devices in a netlist type format and analyzing their devices with different simulation and mathematical techniques.

    Downloads: 37 This Week Last Update: See Project
  • Signs - VHDL Hardware Developement

    Signs is a development environment for hardware designs in VHDL and other hardware description languages. It provides synthesis and simulation tools which are fully integrated in an Eclipse plugin including graphical netlist and waveform viewers.

  • Large Scale Optimization Templates

    C++ templates with generic nonlinear optimization algorithms

    Highly tunable, simple to use collection of the templates, containing a set of classes for solving unconstrained large scale nonlinear optimization problems. Currently it contains: -- Limited Memory Quasi Newton (L-BFSG) -- BFSG -- Conjugate Gradient -- Gradient Descent -- Wolf condition Line Search -- Backtracking Line Search -- Exact Golden Search -- Golden Search with Wolf condition We also distribute a set of tests with the library.

    Downloads: 0 This Week Last Update: See Project
  • Pike Icon

    Pike

    A wrapper tool for Cotson simulator

    A wrapper for Cotson simulator, to automate the installation and simulations of multicore-multinode CPU model

  • SKILL2Dox

    Filter to convert Cadence SKILL code to Doxygen

    This Python script converts the C-like syntax of the Cadence SKILL language to a C++ format usable by Doxygen. This script is specified as the input filter in the Doxygen configuration file to enable using Doxygen style markup to generate SKILL code documentation.

    Downloads: 0 This Week Last Update: See Project
  • Focus on your Business with an integrated Business Cloud Focus on your Business with an integrated Business Cloud Icon
    Focus on your Business with an integrated Business Cloud Icon

    Reliable & Secure Business Phone Systems

    • No contracts, no cancellation fees, over 40 features
    • 99.999% financially backed uptime SLA
    • Free, expert support, certified by J.D. Power
  • Signal Processing Classes for Matlab/C++

    These classes are useful for signal processing in Matlab or C++. They bring together tools and methods which may be used interchangeably for Matlab and C++. Their initial use is in conjunction with work towards my degree at UC Berkeley.

    Downloads: 0 This Week Last Update: See Project
  • TCL Dataflow Canvas

    A canvas (and other dev utilities) for dataflow software. Contains also a minimal implementation of a dataflow environment in Tcl.

    Downloads: 0 This Week Last Update: See Project
  • rifd

    Register Interface Description tool

    A tool to descibe sets of memory mapped registers and to generate different outputs, e.g. C header files, Verilog source code, HTML documets, from that description. This tool is written in Java and uses ANTLR for parsing and StringTemplates for output generation.

    Downloads: 0 This Week Last Update: See Project
  • Previous
  • You're on page 1
  • Next

Get latest updates about Open Source Projects, Conferences and News.

No, Thank you