Browse

OS OS

    • More...
  • More...

Category Category

    • More...
    • More...
    • More...

License License

    • More...
  • More...

Translations Translations

  • More...

Programming Language Programming Language

  • More...

Status Status

  • More...

Audience Audience

    • More...

User Interface User Interface

    • More...
  • More...

Database Environment Database Environment

Freshness Freshness

Top Apps

  • 2018 Thomson Reuters Top 100 Global Tech Leaders 2018 Thomson Reuters Top 100 Global Tech Leaders Icon
    2018 Thomson Reuters Top 100 Global Tech Leaders Icon

    See how tech-sector leadership is being redefined in today’s complex business environment.

    21st century technology-sector leadership requires not only optimal financial performance but also attention to many other factors, including management and investor confidence, risk and resilience, legal compliance, innovation, environmental impact, social responsibility, and reputation. Successfully managing these areas may determine which tech companies have the fortitude to succeed in the future. Here’s to those that made the list.
    Who are today’s top global tech leaders?
    Read the report
  • WhatsUp® Gold - Start A Free 30-Day Trial WhatsUp® Gold - Start A Free 30-Day Trial Icon
    WhatsUp® Gold - Start A Free 30-Day Trial Icon

    All-in-one monitoring of your entire infrastructure with the industry's most user friendly pricing. Free trial of our award-winning software

    If you are like the rest of our user community, your IT team is busy. With pressure to deliver on-time projects, you don’t have a lot of time to spend making your management tools work. You need network monitoring tools that work for you. You want tools that makes it easy to find performance issues before your users do and resolve them before they impact the business. That’s why tens of thousands of customers around the world love WhatsUp Gold.
    1/2
    How many devices do you monitor on your company's network?
    2/2
    One last question before you visit our site:

    When do you plan to purchase a network performance monitoring solution?
  • SUZAKU

    Project SUZAKU, home of software development based on SUZAKU FPGA board

  • Sad256 spartan-3

    A VHDL - Verilog SAD256 module

    Downloads: 0 This Week Last Update: See Project
  • Savanne

    This is my personal sourceforge file for personal projects that I intend to work on.

    Downloads: 0 This Week Last Update: See Project
  • Scheme-C-Verilog-Unlambda-NAND-Gates

    What would verilog code translated to unlambda look like? This question has puzzled me for a long time and I've decided to do a unlambda backend to my c->verilog compiler. Come to think of it, why stop at unlambda? I will go all the way to NAND gates.

    Downloads: 0 This Week Last Update: See Project
  • ScicosHDL032

    Scicos-HDL is a tool to design digital circuit system; it integrates the hardware circuit, algorithm and Scilab/Scicos environment as a plat for digital circuit design, simulation and Hardware Description Language generation.

    Downloads: 0 This Week Last Update: See Project
  • Citizen Development and the Consumerization of IT Citizen Development and the Consumerization of IT Icon
    Citizen Development and the Consumerization of IT Icon

    How is your organization empowering citizen developers to create their own solutions to improve productivity?

    Citizen developers are regular end-users who utilize low-code platforms, which empower them to create or customize applications which they and their colleagues can use, without the input of central IT. Citizen development software can enable any user to build applications or improve the efficiency of their business processes. It’s ultimately about putting more responsibility (and more technological capability) in the hands of workers.
  • Simple RISC

    Simple RISC microprocessor development project

    Downloads: 0 This Week Last Update: See Project
  • SmGen

    Verilog Finite State Machine (FSM) Code Generator

    SmGen is a finite state machine (FSM) generator for Verilog. On the other hand, it is not an FSM entry tool. The input is behavioral Verilog with clock boundaries specifically set by the designer. SmGen unrolls this behavioral code and generates an FSM from it in synthesizable Verilog. Clock boundaries are explicitly provided by the designer so there is good control on the expected timing

    Downloads: 0 This Week Last Update: See Project
  • Susara SDR Architecture

    Susara is a development architecture for software-defined radio (SDR) applications. It assists developers to focus on the high-level design of radio components, from which efficient platform-specific source code is automatically generated.

    Downloads: 0 This Week Last Update: See Project
  • Synthesia synth platform

    Synthesia is an open hardware/software platform intended for creating standalone audio devices such as synthesizers on embedded processors.

    Downloads: 0 This Week Last Update: See Project
  • SystemC Logic Analyzer

    HW(VHDL) and SW of logic analyzer and On-Chip-Verification(OCV) for Value Change Dump(VCD) file format that exported to seemd SystemC ,ModelSIM, and many other EDA tools. Very easy and Simple.

    Downloads: 0 This Week Last Update: See Project
  • SystemVerilog FrameWorks(TM)

    This is a collection of tools and a code library to assist engineers who are developing SystemVerilog based verification environments. Components include utility libraries, scoreboard and shutdown manager implementation, register tool, etc.

    Downloads: 1 This Week Last Update: See Project
  • TestDrive Profiling Master Icon

    TestDrive Profiling Master

    Make your own virtual FPGA system and profile deeply with CI.

    TestDrive Profiling Master is a free simulation software for Verilog/SystemVerilog and C/C++. It supports a CI (Continuous Integration) activity for H/W & S/W engineers' cooperation. Run by MS Windows environment, its use is governed by MIT License(Profiles) and LGPLv3(TestDrive Profiling Master). Based on the powerful compiler Verilator and GCC, TestDrive Profiling Master provides a totally free virtual FPGA system environment with various dynamic documents for profiling in deep on your system design. It performs a seamless conversion to a real FPGA environment without any changes of your testing software. I hope you will accomplish a successful design with TestDrive Profiling Master. Q&A : clonextop@gmail.com

    Downloads: 0 This Week Last Update: See Project
  • The HDL Complexity Tool

    The HDL Complexity Tool parses large complex hardware projects' source code to produce useful complexity results. GOALS: 1)Practical, effective and simple 2) Integrates with existing design flows 3) Used on real projects 4) Based on existing research

  • The SBus (Synergy Bus) Project

    The SBus is a family of high-speed packet-based databus standards, suitable for both networking and interdevice communication. They are optimized for high data density transactions. This project creates and documents the standards, schematics, and driver

  • USB DE2 VHDL Firmware and LabVIEW Driver

    The goal of this project is to develop an easily modifiable combination of VHDL firmware and LabView drivers for use with laboratory automation control and data acquisition using Terasic's DE2 board and the ISP1362 USB interface chip.

  • USB_NRZI

    Academic project of USB controller

    Downloads: 0 This Week Last Update: See Project
  • VFBI - VHDL FBG Interrogation

    VHDL description of a FPGA-based FBG interrogation system

    VHDL that describes the digital circuits employed in a fiber Bragg grating interrogation system, currently implemented in a FPGA system.

    Downloads: 0 This Week Last Update: See Project
  • VGA oscilloscope

    Oscilloscope using a VGA monitor and a cpld

    Downloads: 0 This Week Last Update: See Project
  • VHDL FSM Generator

    VHDL FSM Generator, like the name says, is an application that will allow you to easily generate a finite state machine in VHDL without any (or very little) VHDL knowledge. The source code was programmed in Delphi 7.

    Downloads: 0 This Week Last Update: See Project
  • VHDL Lookup Table Generator

    The VHDL Lookup Table Generator generates a table in vhdl from a C++-table. I was too lazy to write a parser. Code is found in the CVS (scroll down for url): http://vhdl-lut-gen.cvs.sourceforge.net/*checkout*/vhdl-lut-gen/vhdl-lut-gen/vhdl-lut-gen.cpp

    Downloads: 0 This Week Last Update: See Project
  • VHDL Notepad++ Plugin

    VHDL Plugin for the Notepad++ Editor

    VHDL plugin based on http://sourceforge.net/projects/nppvhdlplugin/ This version is enhanced to include: - Insert Instantiation - Insert Signals - Create Test Bench Framework - Insert Component - Make comments Doxygen compliant - Create New Behavioral/Structural Entity Template - Create New Package File Template - Insert Synchronous Process - Insert Asynchronous Process - Insert a Default Header The default header is set in the vhdlConfig.txt file.

    Downloads: 111 This Week Last Update: See Project
  • VHDL SGen

    Application defines templates of VHDL structures, which allows us comfortly generate most used VHDL structures. It can also work with VHDL testbench templates from which can be created VHDL testbenches of existing projects.

    Downloads: 2 This Week Last Update: See Project
  • VHDL Symbolic Simulator

    VSYML is an automated symbolic simulator for VHDL designs.

    Downloads: 0 This Week Last Update: See Project
  • VHDL Test Processor

    Writing Testbenches for FPGA/ASIC design is always a very fastidious and boring task. This project helps any FPGA/ASIC designer by providing a full RTL test environment with C support.

    Downloads: 0 This Week Last Update: See Project
  • VHDLwavPlayer

    In this project a simple WAV player will be implemented using an FPGA. The WAV player is able to play music which is digitally stored in a semiconductor memory device. Check out from trunk or use the taged version from download.

    Downloads: 0 This Week Last Update: See Project

Get latest updates about Open Source Projects, Conferences and News.

No, Thank you