Simple single cycle processor based on triadic Harvard architecture.
A 32-bit MIPS simple single cycle processor based on triadic Harvard architecture with a RISC-like ISA.
This project is done in Cairo University-Faculty of Enigneering, Electronics and Electrical Communication department (EECE-2017)