Search Results for "simple queue system"
Sort By:
12 projects for "simple queue system" with 2 filters applied:
-
Our Free Plans just got better! | Auth0You asked, we delivered! Auth0 is excited to expand our Free and Paid plans to include more options so you can focus on building, deploying, and scaling applications without having to worry about your security. Auth0 now, thank yourself later.
-
Atera all-in-one platform IT management software with AI agentsAtera’s AI agents don’t just assist, they act. From detection to resolution, they handle incidents and requests instantly, taking your IT management from automated to autonomous.
-
1
srcpd: modular SRCP server
SRCP system daemon
The srcpd is a gateway between any kind of model railway systems and user interface programs that support the Simple Railroad Command Protocol SRCP. -
2
# OBSOLETE The project has moved to CodeBerg at https://codeberg.org/IPMITool/ipmitool IPMItool provides a simple command-line interface to IPMI-enabled devices through an IPMIv1.5 or IPMIv2.0 LAN interface or Linux/Solaris kernel driver.
-
3
owfs and owhttpd
Project moved to https://github.com/owfs/owfs/
Please note that OWFS source code, and all Issue/Tickets/merge requests have now been moved to https://github.com/owfs/owfs/. Developer mailing lists will still be kept at Sourceforge. ---- OWFS -- 1-Wire file system. Use the Dallas 1-Wire and iButton chips with standard filesystem commands. Create temperature loggers. Monitor everything. OWHTTPD -- same system, only used as a light weight web server. OWFS is also ported to embedded routers, Mac OSX and Windows. Basically you can use these inexpensive little sensors and other chips with very simple wiring to sense and control the physical environment. ... -
4
Dual BCD to Hex 7-Seg Driver
A BCD to Hex Dual 7-Segment Display Driver IC using a PLD
This is the JEDEC and Source for both a Dual 7-Segment Hexadecimal and a Single 7-Segment Hexadecimal Display Driver using GAL22V10 and GAL16V8 PLDs. The driver uses a clocked input to multiplex the displays, so that one display is lit when the clock is high, and the other when the clock is low. With a fast enough clock speed the two displays both appear to be displayed at the same time. The code is written for WinCUPL. See the Instructables page for more... -
Context for your AI agentsBuild data pipelines that feed your AI models and agents without managing infrastructure. Crawl any website, transform content, and push directly to your preferred vector store. Use 10,000+ tools for RAG applications, AI assistants, and real-time knowledge bases. Monitor site changes, trigger workflows on new data, and keep your AIs fed with fresh, structured information. Cloud-native, API-first, and free to start until you need to scale.
-
5
Free-GPIB
Free Open Source H/W S/W for USB-GPIB interface
This project is a simple USB-to-GBIB (IEEE488) interface from PC to GPIB-based devices. -
6
DAISHO is a Bash Script to Automate MACCHANGER. Daisho Is Designed to work on Unix systems like Ubuntu, Fedora, Back-Track, Red-HAT.
-
7
DevMgr
Simple tool that allows you to explore the devices on the machine.
-
8
Download GPS track from the GPS logger "Solmeta Geotagger Pro" under Linux; Auslesen des Geotaggers * Geotag images with image direction, pitch, roll; Geotagging mit Blickrichtung * Altitudes/Höhen from geonames.org * NMEA analysis: DOP, satellite
-
9
FPGAsm
Create fast bare-metal FPGA designs without Verilog or VHDL
FPGAsm is a low-level alternative to verilog and VHDL. A near-instant 'assembler for FPGAs', this simple yet powerful language facilitates bottom-up design, layout and wiring of modules, and generation of .xdl output. With about 10 keywords to learn, you can start making circuits in minutes. Now you can focus on learning the ins and outs of the FPGA instead of complex tools and languages. Fast turnaround time and bottom-up approach invite exploration, experimentation, live circuit... -
Grafana: The open and composable observability platformGrafana is the open source analytics & monitoring solution for every database.
-
10
-
11
-
12
HW(VHDL) and SW of logic analyzer and On-Chip-Verification(OCV) for Value Change Dump(VCD) file format that exported to seemd SystemC ,ModelSIM, and many other EDA tools. Very easy and Simple.
- Previous
- You're on page 1
- Next
